Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
S2C Partners Phylinks Offering High-Speed PHY IP in China 

December 22, 2008 -- S2C, Inc. is partnering with Phylinks, Ltd., a provider of high-speed analog and mixed signal IP core, to distribute an array of PHY intellectual properties (IP) in China. Phylinks’ IP products include PCI Expr ... read more

Solarflare Announces Additional $44 Million in Private Funding 

December 22, 2008 -- Solarflare Communications, Inc., a provider of standards-compliant 10 Gigabit Ethernet (10GbE) silicon, has secured a new $32 million round in equity financing, which includes support from Oak Investment Partners, Aca ... read more

Dolphin Integration Announces 4X Faster VHDL-AMS Simulation with Smash 

December 22, 2008 -- Dolphin Integration has announce the immediate availability of an update to its Smash 5.11 product which delivers up to a four-fold acceleration of VHDL-AMS simulation speed compared to previous releases for complex m ... read more

IPextreme Cores Support Mentor Graphics Precision Synthesis FPGA Tool 

December 19, 2008 -- IPextreme, Inc. has validated its Multi-CAN Controller, its CJTAG-IEEE1149.7 IP cores, and its 32-bit Power Architecture e200, V1 ColdFire, V2 ColdFire, 16-bit CR16CP and 8-bit HCS08 processor cores for use with Mento ... read more

IAR Systems Releases New Version of IAR visualSTATE 

December 19, 2008 -- IAR Systems AB has announced IAR visualSTATE 6.20, the latest release of its high-level design tool featuring code generation, simulation and test, and formal verification. The new release of IAR visualSTATE provides ... read more

Synopsys Completes Acquisition of ProDesign's CHIPit Business Unit 

December 19, 2008 -- Synopsys, Inc. has completed its acquisition of the CHIPit business unit of GmbH, a provider of high-speed ASIC and system-on-chip (SOC) verification systems. CHIPit is a line of automated ASIC prototyping solu ... read more

Sun Microsystems Announces Availability of First Chip-Multithreading Reference Design Kit 

December 19, 2008 -- Sun Microsystems, Inc. has announced availability of the UltraSPARC T2 Reference Design Kit (RDK), to accelerate the design, development, and testing of UltraSPARC T2 processor-based embedded systems designs. The RDK ... read more

Synopsys and STMicroelectronics Accelerate 32-nm Readiness with Optimized Standard Cell Library and Route-Rule Validation in IC Compiler 

December 19, 2008 -- Synopsys, Inc. has released early results of its 32-nm-centric joint collaboration with STMicroelectronics. The two companies have a close ongoing collaboration to establish all the necessary components for a s ... read more

MIPS Technologies Licenses Analog/ Mixed-Signal IP to Socle Technology 

December 19, 2008 -- MIPS Technologies, Inc. today announced that Socle Technology Corp. has licensed its USB 2.0 On-the-Go (OTG) PHY and Controller in multiple processes. The cores, in 65-nm processes from Chartered Semiconductor Manufac ... read more

Faraday Offers Miniaturized Cell Library miniLib in 90nm and 65nm 

December 19, 2008 -- Corp. today announced the availability of the commercial 90-nm and 65-nm miniaturized cell libraries, miniLib, in both standard-process (SP) and low-leakage (LL). The advantage of miniLib is its core area reduction, u ... read more

Conexant Delivers New Imaging Solution for Multifunction Printers 

December 19, 2008 -- Conexant Systems, Inc. has introduced a new system-on-chip (SOC) controller for color and monochrome laser and inkjet multifunction (MFP) printers with copy, fax, and scan capabilities. The CX92235 integrates a high-p ... read more

Synopsys 40-nm USB 2.0 PHY IP First to Pass USB-IF Certification 

December 18, 2008 -- Synopsys, Inc. today announced that its DesignWare USB 2.0 nanoPHY is the first 40-nm USB 2.0 PHY IP to successfully pass the USB Implementers Forum Hi-Speed USB PHY certification. Synopsys' USB 2.0 nanoPHY mixed-sign ... read more

Arasan Chip Systems Provides End-to-End Solution with MIPI D-PHY IP 

December 18, 2008 -- Arasan Chip Systems, Inc. has announced the immediate availability of the silicon-proven Mobile Industry Processor Interface (MIPI) D-PHY IP for use with Display Serial Interface (DSI), Camera Serial Interface (CSI), ... read more

Elliptic Introduces Ellipsys Security Architecture for Embedded Systems 

December 18, 2008 -- Elliptic Semiconductor, Inc. has launched its Ellipsys Security Architecture (ESA). Elliptic has developed and licensed a portfolio of robust embedded security products that encompass symmetric and asymmetric cryptog ... read more

Gateway Silicon Licenses MIPS Technologies’ IP Cores for USB 2.0 OTG 

December 18, 2008 -- MIPS Technologies, Inc. today announced that Gateway Silicon, Inc. has licensed a wide range of its USB 2.0 OTG PHY IP cores. Gateway licensed IP for 0.18-µm, 0.13-µm and 90-nm G, and 90-nm LP processes from Ch ... read more

Esterel Studio 6.1 Brings Verification Methodology Handbook to ESL Synthesis 

December 18, 2008 -- Esterel EDA Technologies has announced the release of Esterel Studio version 6.1, a front-end design-and-verification suite for control-intensive hardware IP, such as power management, memory controllers, peripheral cores, D ... read more

PLX Technology to Acquire Oxford Semiconductor 

December 18, 2008 -- PLX Technology, Inc. has signed a definitive agreement to acquire all of the outstanding shares of capital stock of Oxford Semiconductor, Inc.. Established in 1992, Oxford Semiconductor has been providing relia ... read more

Renesas Receives Certification for New IP Supporting PCI Express 2.0 High-speed Serial Interface Standard 

December 18, 2008 -- Renesas Electronics Corp. today announced the development of a new logical- and physical-layer intellectual property (IP) conforming to PCI Express Base Specification Revision 2.0 (PCI Express 2.0 or PCIe 2.0), the la ... read more

Crossware Adds New Optimizations to ARM Compiler 

December 18, 2008 -- Crossware Products has released version 3.0 of its C/C++ compiler for ARM-based microcontrollers. The new compiler, available as part of Crossware’s ARM Development Suite, can perform highly advanced optimizations th ... read more

Agilent X-Parameter Nonlinear-Model-Generation Targets Components Used in Wireless, Aerospace Defense Industries 

December 18, 2008 -- Agilent Technologies, Inc. today announced a nonlinear-modeling-technique for components such as amplifiers and transistors that are commonly used in the wireless and aerospace defense industries. The X-parameters can ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  4.015625