Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
QuickLogic and Chrontel Deliver Simultaneous LCD and Video Output for Handheld Devices  
 Printer friendly
 E-Mail Item URL

January 3, 2008 -- QuickLogic Corp., together with development partner Chrontel, is enabling handheld device developers to add simultaneous video output to their products without sacrificing battery lifetime or burdening the host application processor. The QuickLogic/ Chrontel solution has already been adopted by a leading smart phone manufacturer and can be customized to fit a wide range of design needs required by other adopters.

"This is one more of the many examples of QuickLogic’s low-power CSSP solutions providing fast time-to-market and design flexibility for handheld applications,"” said Jing Ma, Director of Partnerships and Strategic Alliances at QuickLogic. "This new simultaneous display solution enables developers to implement a wide range of exciting handheld capabilities, such as plugging a PDA into a conference room television to give a presentation, playing a mobile-phone video game on a TV, or even watching a movie stored on a portable media player on any TV."

Working in conjunction with Chrontel, QuickLogic addressed three major challenges associated with the simultaneous display of images on both LCD screens and external video devices such as televisions and VGA projectors which have different scan directions. The first challenge was providing the memory control to manage frame buffers using an X-Y pixel swap that provides correct simultaneous image display on both the portrait-mounted LCD panels common to handheld devices and the landscape-oriented displays of television and video projectors. The second challenge was to accommodate frame- and pixel-rate differences between LCD and various television standards, including NTSC and PAL. The third was to provide this functionality without making excessive demands on system battery power and without requiring host processor intervention beyond setup and configuration.

QuickLogic’s CSSP solution leverages the company’s ultra-low power programmable fabric technology to implement the memory interfaces, RGB interfaces, X-Y Swap conversion logic, and active power management needed to address these challenges, all in a single device. When coupled with Chrontel’s CH7013 TV encoder and a mobile SDRAM frame buffer, the total design handles all rate conversions and voltage level shifting needed to get input data from the LCD display controller on the application processor and drive the TV encoder device.

"By partnering with QuickLogic," said David Tsai, Chrontel’s Director of Marketing, "we have successfully developed an approach that enables portrait-oriented images and video from mobile handsets, personal digital assistants (PDAs), and portable media players (PMPs) to display correctly on conventional NTSC and PAL displays. QuickLogic’s CSSP handles all the timing related to the various display rates and scan direction conversion while the CH7013 processes and tunes the video stream to produce excellent TV-out quality."

Availability

As with all of its CSSP designs, QuickLogic can adapt its X-Y swap proven system block to meet a customer’s specific needs, speeding time-to-market for developers having unique requirements.

Go to the QuickLogic Corp. website for details.

E-mail QuickLogic Corp. for more information.

Read more about
QuickLogic Corp.
on SOCcentral.com


Keywords: QuickLogic, Chrontel, FPGAs, field programmable gate arrays, image processing,
578/24639 1/3/2008 3759 218


Designer's Mall
1.09375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  1.1875