Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Marvell Announces Comprehensive LCD-TV Chassis Reference Design Powered by Qdeo Video Processing  
 Printer friendly
 E-Mail Item URL

January 9, 2008 -- Marvell has announced the 88DE2710-WX, a complete HD-ready hardware and software solution LCD-TV chassis. Featuring the Marvell 88DE2710 digital video format converter with Qdeo video processing, the 88DE2710-WX reference design delivers consistent, immersive viewing experiences with all types of content and video sources.

The 88DE2710-WX is a feature-laden HD-ready reference design developed for LCD-TVs. Featuring the Qdeo video processing and its comprehensive suite of advanced video processing technologies, the 88DE2710-WX provides quiet, natural video free of artifacts and noise. Additional features include Marvell's multi-window technology for viewing up to four favorite programs in a single screen; dual-HDMI v1.3 inputs; superior audio processing capabilities; dual silicon tuners with fast RF (radio-frequency) channel scan and tuning; and high-resolution OSD drawing capability using a 200-MHz dedicated processor.

Go to the Marvell, Inc. website to find additional information.

Read more about
Marvell, Inc.
on SOCcentral.com


Keywords: Marvell Semiconductor, reference designs, Qdeo video processing,
578/24713 1/9/2008 841 129


Designer's Mall
0.3900146



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.4689941