Page loading . . .

  
 Category: News: News Archive 2008: Monday, May 20, 2013
ARM Announces New RealView Trace Capture Unit  
 Printer friendly
 E-Mail Item URL

January 22, 2008 -- ARM today announced the availability of the new RealView Trace 2 capture unit for use with the RealView ICE unit and new version 3.2 software release. This product combination introduces a streaming technology for maximizing ARM processor performance through software profiling, and further expands the device bring-up and debug capabilities for the latest ARM processor-based product designs

The RealView ICE unit and the new RealView Trace 2 capture unit are the recommended reference tools for the run-control and off-chip trace data capture for all available ARM processors and ARM CoreSight debug technology. The tools provide first-support and fully support the industry standard JTAG and CoreSight Serial Wire Debug connections used with ARM technology-based devices and SOCs for debug and trace. The RealView Trace 2 trace capture unit introduces a new data streaming capability that directly enables hardware platform profiling by the RealView Profiler, a software tool specifically designed to enable non-intrusive analysis of software performance and code coverage of real system workloads running over minutes, hours or days.

The RealView Trace 2 is a capture unit that connects to the RealView ICE unit and directly replaces the previous RealView Trace unit. Optional 32-bit wide trace port connectivity for extensive SoC debug and validation is available.

Availability

The new RealView Trace Capture Unit will be avilable this month.

Go to the ARM website for details.

E-mail ARM for more information.

Read more about
ARM
on SOCcentral.com


Keywords: ARM, RealView Trace Capture, microprocessors, MPUs, debug, debugging, IP, intellectual property, cores, EDA tools,
578/24805 1/22/2008 919 116


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.46875