Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 18, 2013
Agilent Technologies' Large-Scale RFIC Design Software Performs Multiple Simulations from Single License  
 Printer friendly
 E-Mail Item URL

January 25, 2008 -- Agilent Technologies, Inc. has announced the capability for multiple, parallel circuit simulations (Quad-Pack) from a single license in its GoldenGate RFIC simulation, analysis and verification software suite. The company also announced enhancements to the software’s design-for-yield (DFY) capabilities.

"Large-scale RFIC design and simulation is one of the most demanding activities designers face," said John Barr, Product Marketing Manager with Agilent’s EEsof EDA division. "Designers simply run out of time to do serial simulations and DFY experiments. This latest GoldenGate release removes many of the time constraints associated with simulation, eliminating designer downtime and resulting in faster and better fabrication yields."

The Agilent GoldenGate Quad-Pack feature is part of the 4.1.8 release of the GoldenGate software package. It is the only tool of its kind available today that allows multiple simulations from a single software license. With GoldenGate’s Quad-Pack, designers can verify designs across process, voltage and temperature variations via an efficient, parallel Monte Carlo capability that allows up to four simultaneous simulations, freeing up the design portion of the license for other design work. It does this by taking full advantage of today’s modern multi-core computer processing technologies commonly available in design-team computer networks.

Agilent’s GoldenGate software is an advanced RFIC simulation and analysis solution for integrated RFIC design. Its unique simulation algorithms are optimized for the challenging demands of today’s complex RFIC design, enabling full characterization of complete transceivers prior to tape out. To ensure device manufacturability and reduce design spins, GoldenGate takes advantage of frequency-domain capabilities to perform necessary analyses such as statistical yield simulations at speeds up to orders of magnitude faster than traditional transient-based techniques.

This latest GoldenGate release also includes these productivity enhancing features:
  • Support for the Cadence ADE Corners Tools (IC 5.1), allowing designers to run multiple corner simulations in parallel with the Quad-Pack feature;
  • A new boundary mode Monte Carlo with the orthogonal array option for better coverage with fewer trials; and,
  • A new display for monitoring the simulation progress in parallel and viewing trial results even while the simulation is running.

GoldenGate SuperLicenses are available for additional parallel-simulation capabilities for designers with access to large compute farms. These SuperLicenses can provide 10 or 20 additional parallel simulator licenses.

Pricing and Availability

Agilent’s GoldenGate is available now, with prices starting at approximately $42,000.

Go to the Agilent EEsof EDA website for details.

E-mail Agilent EEsof EDA for more information.

Read more about
Agilent EEsof EDA
on SOCcentral.com


Keywords: Agilent Technologies, RFIC simulation, design for yield, design-for-yield, DFY, ASIC design, EDA tools,
578/24843 1/25/2008 926 132


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.453125