Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, May 22, 2013
Intersil Introduces Wide Input Voltage Range Controllers Featuring Independent Digital Enables  
 Printer friendly
 E-Mail Item URL

January 25, 2008 -- Intersil Corp. today announced a new family of triple sync buck PWM and LDO controller. The ISL9440, ISL9440A and ISL9441 are designed to be extremely flexible, operating in a wide input voltage range of 4.5V to 24V, and they offer an independent "digital enable" feature that lets designers save power and board space.

The digital enable feature on the controllers affords "green" power savings by offering the ability to shut down device rails that are not in use. The digital enable features on the ISL9440, ISL9440A and ISL9441 controllers can also be logic-driven for sequencing to avoid using additional chips, saving cost and board space. In addition, the digital enable feature provides better control for sequencing on power rails than standard analog soft-start.

All three members of this new family of triple sync buck controllers help control noise within the system by offering out-of-phase switching to minimize spikes.

For system and data safety, the ISL9440 and ISL9440A feature an early warning VIN detection feature that allows 5.5µs for the system to perform functions like writing key registers to memory before the system loses power completely.

For customers with certain specific 5V applications, the ISL9441 without early warning VIN can be selected.

Pricing and Availability

Each of the new ICs is available now in a 32-ld QFN package and priced at $4.67 each in 1,000-unit quantities.

Go to the Intersil Corp. website to find additional information.

E-mail Intersil Corp. for more information.

Read more about
Intersil Corp.
on SOCcentral.com


Keywords: Intersil, LDO controllers,
578/24844 1/25/2008 720 96


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.46875