Page loading . . .

  
 Category: News: News Archive 2008: Tuesday, May 21, 2013
National Semiconductor Delivers Industry's First High-Speed, Continuous-Time Sigma-Delta ADC  
 Printer friendly
 E-Mail Item URL

January 29, 2008 -- National Semiconductor Corp. has announced the availability of the first high-speed, continuous-time sigma-delta (CTSD) analog-to-digital converter (ADC). The ADC12EU050, a member of National's PowerWise energy-efficient family, is an 8-channel, 12-bit, 50MSPS (mega-samples per second) ADC that offers an alias-free sample bandwidth up to 25MHz, while consuming 30% less power (350mW) than competing pipeline devices.

CTSD technology has been the subject of university and industry research for more than 15 years. With the introduction of the ADC12EU050, National is the first manufacturer to successfully transition CTSD technology from the research lab to the production line. National plans to expand its CTSD ADC product offering for imaging, communications, and test and measurement applications that require high dynamic performance at extremely low power. The continuous-time architecture greatly simplifies system design as it allows the integration of other signal-path functions, such as signal conditioning, while incorporating anti-aliasing filtering into the ADC.

The ADC12EU050's CTSD architecture offers many advantages compared to traditional pipeline architectures:
  • Lower power dissipation
  • Integrated low-pass, brickwall anti-aliasing filter that blocks out-of-band signals from aliasing down in-band
  • Easy-to-drive, purely resistive input stage that does not require a sample-and-hold amplifier
  • Integrated phase-locked loop (PLL) and voltage-controlled oscillator (VCO) that performs clock conditioning, enabling system designers to use inexpensive clock sources
  • On-chip instant-overload recovery (IOR) circuitry that recovers from saturation within one clock cycle, if the input exceeds pre-determined limits
  • Key technical features

    The ADC12EU050 12-bit, ultra-low-power, octal CTSD ADC offers an alias-free sample bandwidth up to 25MHz and a conversion rate of 40MSPS to 50MSPS. The device features 68dB of signal-to-noise and distortion (SINAD) and a signal-to-noise ratio (SNR) of 70dB full scale (dBFS). Operating from a 1.2-V supply, it consumes 44mW per channel at 50MSPS for a total power consumption of only 350mW. The ADC12EU050 reduces interconnection complexity by using programmable serialized outputs, which offer industry-standard low-voltage differential signaling (LVDS) and scalable low-voltage signaling (SLVS) modes. The ADC12EU050 operates over the -40°C to 85°C temperature range and is supplied in a 10x10-mm, 68-pin LLP package.

    Pricing and Availability

    Samples of the ADC12EU050 are available now, with high-volume quantities scheduled to be available in third quarter 2008. The ADC12EU050 is priced at $64 in 1,000-unit quantities.

    Go to the National Semiconductor Corp. website for details.

    Read more about
    National Semiconductor Corp.
    on SOCcentral.com


    Keywords: National Semiconductor, sigma-delta analog-to-digital converters, A-D converters, ADCs,
    578/24868 1/29/2008 787 108


    Designer's Mall
    0.5



     Search for:
                Site       Current Category  
       Search Options

    Subscribe to SOCcentral's
    SOC Explorer
    Newsletter
    and receive news, article, whitepaper, and product updates bi-weekly.

    Exec Viewpoint

    Maximizing the Value of Your Internal IP


    Warren Savage
    CEO, IPextreme

    Exec Viewpoint

    Yes, Virginia,
    There Is a
    Stitch-and-Ship


    Dave Johnson
    VP of Sales
    Breker Verification

    Odd Parity

    Lets' Go On
    with the Show!


    Mike Donlin
    The Write Solution

    Odd Parity Archive

    Barbara's Bytes

    So, Just What
    Is ESL


    Barbara Tuck
    Senior Editor,
    SOCcentral

    SOCcentral Job Search

    SOC Design
    ASIC Design
    ASIC Verification
    FPGA Design
    CPLD Design
    PCB Design
    DSP Design
    RTOS Development
    Digital Design

    Analog Design
    Mixed-Signal Design
    DFT
    DFM
    IC Packaging
    VHDL
    Verilog
    SystemC
    SystemVerilog

    Special Topics/Feature Articles
    3D Integrated Circuits
    Analog & Mixed-Signal Design
    Design for Manufacturing
    Design for Test
    DSP in ASICs & FPGAs
    ESL Design
    Floorplanning & Layout
    Formal Verification/OVM/UVM/VMM
    Logic & Physical Synthesis
    Low-Power Design
    MEMS
    On-Chip Interconnect
    Selecting & Integrating IP
    Signal Integrity
    SystemC
    SystemVerilog
    Timing Analysis & Closure
    Transaction Level Modeling (TLM)
    Verilog
    VHDL
     
    Design Center
    Whitepapers & App Notes
    Live and Archived Webcasts
    Newsletters


    About SOCcentral.com

    Sponsorship/Advertising Information

    The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
    News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
    Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
    183.578  0.53125