Page loading . . .

  
 Category: News: News Archive 2008: Sunday, May 19, 2013
Altera Expands Automotive-Grade Qualified Product Line  
 Printer friendly
 E-Mail Item URL

February 19, 2008 -- Altera Corp. will begin shipping automotive-grade devices for selected members of its CPLD, FPGA and structured ASIC device families. The automotive-grade specification meets stringent automotive-specific quality and reliability standards. This is the latest in a series of developments by Altera to supply automotive OEMs the ability to build scalable platforms for emerging automotive infotainment, networking and driver-assistance applications. Unlike ASICs and ASSPs, these platforms are easily differentiated across various vehicle classes.

Selected members of Altera’s product families are designated automotive grade, including the MAX 7000AE and MAX II CPLDs, Cyclone, Cyclone II and Cyclone III FPGAs and HardCopy II structured ASICs. Altera’s low-cost Cyclone III FPGAs are the only automotive-grade FPGAs at the 65-nm node and its HardCopy II structured ASICs are the only automotive-grade structured ASICs.

Altera’s automotive-grade devices are ISO/TS16949 compliant, meeting ISO 9001:2000, automotive and customer-specific requirements. All of Altera’s manufacturing partners are TS16949 certified and registered, which includes wafer fabrication locations (TSMC) and packaging and test partners (ASE and AMKOR). Altera’s automotive-grade products are tested according to AEC-Q100 specifications, support the Production Part Approval Process (PPAP) and have an operating junction temperature range from -40°C to +125°C.

The foundation of Altera’s automotive strategy is the PARIS development platform, the automotive industry’s only fully scalable development platform. Announced in October 2007 and jointly developed by Altera and TRS-STAR, the FPGA-based PARIS platform is designed to enable the easy integration of pre-approved intellectual property (IP) from Altera and partners and facilitate the fast and efficient development of automotive electronics applications. The PARIS platform lets automotive OEMs port their designs into a production-qualified FPGA or migrate to a low-cost, high-performance HardCopy II structured ASIC. Available IP cores include Altera’s Nios II and ARM’s M1 Cortex embedded processors, as well as digital signal processing (DSP) and video and imaging IP suites, and support for the latest automotive networking standards such as CAN, MOST, LIN, and FlexRay.

Availability

Altera is accepting orders for its automotive-grade products today. The PARIS development platform is offered by TRS-STAR and is currently being evaluated by beta customers.

Go to the Altera Corp. website for details.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: Altera, FPGAs, field programmable gate arrays, CPLDs, complex programmable logic devices,
578/25015 2/19/2008 4081 198


Designer's Mall
0.4375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.5