Page loading . . .

  
 Category: News: News Archive 2008: Friday, May 24, 2013
Hua Hong NEC Completes 0.13-Micron NVM Technology License from Cypress  
 Printer friendly
 E-Mail Item URL

March 26, 2008 -- Cypress Semiconductor Corp. and Shanghai Hua Hong NEC Electronics Co. Ltd (Hua Hong NEC) today announced the successful qualification of Cypress’s 0.13-micron SONOS (silicon oxide nitride oxide silicon) embedded nonvolatile memory (NVM) technology at Hua Hong NEC. The technology was originally licensed from Cypress in December 2006.

After 14 months of seamless cooperation between both companies, Hua Hong NEC has completed all new tool installations, process transfer and Flash macro IP verification, achieved high yields comparable to Cypress, and has passed all process qualifications. Multiple products from both Cypress and Hua Hong NEC’s customers have now been taped-out by Hua Hong NEC.

"Cypress's 0.13-micron embedded flash technology is a true flash technology delivering more than 100K cycles of endurance and at least 20 years of data retention at competitive performance and leakage levels," said Cypress Managing Director, Bo Jin. "The technology provides high reliability, low power and cost-effective solutions with a low mask adder compared to other embedded NVM technologies and most of all, it is scalable."

"Hua Hong NEC is a well-established leader in the embedded Flash/EEPROM foundry market," said Shahin Sharifzadeh, Executive Vice President of Worldwide Wafer Manufacturing and President of Cypress China. "This project will help to drive Cypress's SONOS technology as the predominant solution for a variety of embedded NVM applications."

Go to the Cypress Semiconductor Corp. website to find additional information.

Read more about
Cypress Semiconductor Corp.
on SOCcentral.com


Keywords: Cypress Semiconductor, Flash memory, nonvolatile memory, non-volatile memory, NVM, ASIC design,
578/25284 3/26/2008 804 119


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.453125