Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, May 22, 2013
Imagination Technologies Licenses Third PowerVR SGX Graphics Core to Renesas  
 Printer friendly
 E-Mail Item URL

April 8, 2008 -- Imagination Technologies, Ltd. has reported that Renesas Electronics Corp. has licensed a third member of Imagination’s PowerVR SGX graphics core family under a multiple-use license arrangement. The core will be integrated into future Renesas SOCs for mobile applications. Under the terms of its licensing arrangements Imagination receives license fees and royalty revenues on SOCs incorporating Imagination’s IP shipped by partners.

This announcement extends the growing relationship between the two companies. Renesas was a lead-licensee of Imagination’s PowerVR MBX and PowerVR MBX Lite graphics cores which it has deployed in automotive, consumer and mobile devices, shipping now in volume. Renesas subsequently licensed two members of the PowerVR SGX graphics core family, in March and October 2006.

Go to the Imagination Technologies, Ltd. website to find additional information.

E-mail Imagination Technologies, Ltd. for more information.

Read more about
Imagination Technologies, Ltd.
on SOCcentral.com


Keywords: Imagination Technologies, Renesas Electronics, graphics IP, intellectual property, cores, graphics processing, ASIC design,
578/25369 4/8/2008 820 161


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.453125