Page loading . . .

  
 Category: News: News Archive 2008: Sunday, May 26, 2013
TRI Integrates ASSET’s ScanWorks Boundary-Scan Technology Into Its Test Systems  
 Printer friendly
 E-Mail Item URL

April 18, 2008 -- ASSET InterTech, Inc. and Test Research, Inc. (TRI), a major provider of circuit board test and inspection equipment, have reached an agreement whereby ASSET’s ScanWorks technology will be integrated into TRI’s in-circuit test (ICT) systems. Integrating ScanWorks into TRI’s test platforms reduces test costs for equipment manufacturers because boundary-scan tests can be re-used throughout every phase of a product’s life cycle. For example, ScanWorks tests developed during design for design validation and prototype debug are portable and can be easily migrated to high-volume manufacturing test platforms such as TRI’s ICT systems. No additional investment in test development is needed.

"TRI has earned its reputation by providing manufacturers with maximum test coverage. Today, we are finding that physical access for test probes is disappearing and our customers are turning to non-intrusive test technologies like boundary scan," said Paul Lin, Vice President at TRI--ShenZhen. "It is strategically critical for TRI to ally ourselves with the best-in-class JTAG solution and that’s what led us to ASSET."

Go to the ASSET InterTech, Inc. website to find additional information.

E-mail ASSET InterTech, Inc. for more information.

Read more about
ASSET InterTech, Inc.
on SOCcentral.com


Keywords: ASSET InterTech, boundary scan, JTAG, test, testing, PCBs, EDA tools,
578/25476 4/18/2008 836 150


Designer's Mall
0.3896484



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.46875