Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Expanded Programmable Analog Performance of New Cypress PSoC Device Enables Motor Control and Other Applications  
 Printer friendly
 E-Mail Item URL

May 13, 2008 -- Cypress Semiconductor Corp. has introduced a new PSoC mixed-signal array with an enhanced analog-to-digital converter (ADC) for fast analog sampling and expanded 8kBytes of Flash memory capacity for complex algorithm processing. The CY8C23x33, the newest member of Cypress’s PSoC family, targets applications with rich feature and software content, ranging from motor control, to camera image engines, to powerline communications and more.

The PSoC mixed-signal architecture integrates programmable analog and digital blocks with an 8-bit microcontroller, a combination that offers designers unmatched flexibility for a variety of applications. The new CY8C23x33 device features an 8-bit successive-approximation (SAR) ADC to allow a high sampling rate of 375ksps. It offers 26 GPIOs to deliver a premium level of configurability to quickly adapt to changes in feature requirements.

The CY8C23x33 PSoC devices feature four digital blocks, including two basic and two communication blocks, and four analog blocks, including two continuous time and two switched capacitor blocks. One of the device’s digital blocks is a dedicated hardware I2C block that enables fast and easy programmability to reduce design time.

Availability

The CY8C23x33 PSoC devices are now in full production. The CY8C23533 is available in a 32-pin 5x5-mm QFN package and the CY8C23433 is available in a 28-pin SSOP package.

Go to the Cypress Semiconductor Corp. website to find additional information.

Read more about
Cypress Semiconductor Corp.
on SOCcentral.com


Keywords: Cypress Semiconductor, analog, mixed-signal, analog-to-digital converters, A-D converters, ADCs, FPGAs, field programmable gate arrays, ASIC design,
578/25670 5/13/2008 7137 334


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.46875