Page loading . . .

  
 Category: News: News Archive 2008: Thursday, June 20, 2013
Avery Design Realizes Insight for Formal Bug Hunting and Coverage Closure  
 Printer friendly
 E-Mail Item URL

June 2, 2008 -- Avery Design Systems, Inc. today announced Insight, a new formal analysis tool that delivers a deterministic bug hunting and coverage closure process with flexibility and complements today’s SystemVerilog-based intelligent testbench methodologies.

"Formal analysis can be made significantly more productive by breaking the RTL synthesis barrier and tapping into the key information about design intent and environment which is captured in today’s intelligent testbench methodologies," said Chilai Huang, president of Avery Design Systems. "Unlike conventional formal analysis tools that run orthogonal to simulation-based methods, Insight complements simulation making it more broadly within reach of designers and verification engineers alike."

Insight performs formal analysis to hunt down deep, corner-case bugs in designs and improve functional coverage resulting in shortened functional verification cycles and higher design quality. Insight can be used at numerous phases of design implementation. For example, in processor verification, Insight can be used for sequential bug hunting by comparing instruction set simulator (ISS) and RTL pipeline implementations as well as at later stages when optimized RTL pipeline implementations are available. Insight is based on a mixed logic and symbolic simulation engine, called Fusion, that works in conjunction with several formal satisfiability (SAT) and word-level algebraic solver engines.

Insight's algebraic solver utilizes current multi-core platforms to break a problem into several sub-problems to be solved in parallel. In bug hunting mode, Insight targets an intelligent testbench’s assertions and scoreboard checkers (reference model based or ad hoc) to find sequential non-compliance and then generates transaction-level counterexamples which are replayed through the existing testbench. In coverage closure mode, Insight targets coverage monitor points that are missed using constrained random verification (CRV) methods and deterministically generates transaction-level directed Page 2 of 3 tests. Existing intelligent testbenches are easily extended for use with Insight’s symbolic verification. Insight automatically generates directed tests that can be added to existing simulation regression suites.

Insight delivers other benefits beyond conventional approaches including: bug hunting and coverage closure is deterministic and requires significantly fewer verification cycles over CRV approaches; less setup time required and more reliable results achieved by leveraging an intelligent testbench that is already hardened first in simulation before it is used in formal analysis; and fewer new assertions and constraints need to be added to the intelligent testbench to run comprehensive formal analysis compared to other formal tool approaches.

Avery Design has made a white paper on Insight available entitled, “Applying Symbolic Bug Hunting and Coverage Closure Methods to Processor Verification”. To receive an electronic copy, please email insight@avery-design.com.

Pricing and Availability

Insight will be available for beta release with support for Verilog, SystemVerilog this month. Commercial release and price information is planned for release in Q4’08.

Go to the Avery Design Systems, Inc. website to find additional information.

E-mail Avery Design Systems, Inc. for more information.

Read more about
Avery Design Systems, Inc.
on SOCcentral.com


Keywords: Avery Design Systems, formal verification, viewing and debugging, simulation, testbenches, ASIC design, EDA tools, assertions, assertion based verification, assertion-based verification,
578/25865 6/2/2008 2039 155
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.453125