Page loading . . .

  
 Category: News: News Archive 2008: Monday, May 20, 2013
ARM Mali-400 MP Technology Brings High-End Graphics to All Consumer Devices  
 Printer friendly
 E-Mail Item URL

June 2, 2008 -- ARM today announced the ARM Mali-400 MP scalable multiprocessor graphics solution, capable of delivering performance of up to 1G pixels/s and enabling licensees to serve multiple product markets with the same architecture, while retaining the flexibility to choose the optimum power, performance and area configuration for their application. The Mali-400 MP architecture offers scalability and lower cost for developers and OEMs associated with platform fragmentation, as no changes are required to support one to four processors.

"Architectural reuse of software and hardware components is of increasing importance to SoC developers," said Frank Dickson, co-founder and chief research officer, MultiMedia Intelligence. "The scalability of the ARM Mali-400 MP GPU, from 300 million to over 1 billion pixels per second, will enable OEMs to deliver a wide range of market-leading products on the same underlying architecture, reducing their total cost of ownership and maximizing ROI."

The Mali-400 MP solution builds on ARM’s experience and knowledge gained in the ARM MPCore technology, implemented in the ARM11 MPCore and Cortex-A9 MPCore multicore processors, designed to reduce system bandwidth, optimize performance and reduce power consumption.

Power consumption and area efficiency are key aspects of the Mali-400 MP GPU design. The ability to scale performance to meet different price points and power budgets allows the Mali-400 MP GPU to address the widest possible market while bringing significant cost benefits through utilizing the same single software stack across multiple devices.

Availability

The ARM Mali-400 MP GPU is available for licensing today.

Go to the ARM website to find additional information.

E-mail ARM for more information.

Read more about
ARM
on SOCcentral.com


Keywords: ARM, graphics processing, IP, intellectual property, cores, ASIC design, FPGAs,
578/25867 6/2/2008 2532 159


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.46875