Page loading . . .

  
 Category: News: News Archive 2008: Thursday, May 23, 2013
Netxen Uses Magma's Integrated IC Implementation Flow for Its NX3031 Next-Generation Networking Chip  
 Printer friendly
 E-Mail Item URL

August 19, 2008 -- Magma Design Automation, Inc. today announced that Netxen, a provider of 10-Gigabit Ethernet (10GbE) technology and products, has released to production the NX3031, a multimillion-gate, 90-nm, enterprise-class network interface controller that was implemented with Magma's software. Leveraging the Magma system's integrated power, signal integrity, timing analysis, and capabilities, Netxen was able to achieve extremely high utilization, eliminate crosstalk and minimize DRC errors.

"In large, complex 90-nm designs the wires are very close to each other, and without a fast and advanced router, addressing crosstalk can become a time-consuming and costly challenge," said Ross Werner, Vice President of Hardware Engineering at Netxen. "We adopted the Magma flow after it was shown to dramatically shorten the physical design cycle while allowing us to achieve high utilization and meet aggressive timing requirements."

Go to the Magma Design Automation, Inc. website to find additional information.

E-mail Magma Design Automation, Inc. for more information.

Read more about
Magma Design Automation, Inc.
on SOCcentral.com


Keywords: Magma Design Automation, Ethernet, signal integrity, timing analysis, physical synthesis, ASIC design, EDA tools,
578/26431 8/19/2008 3172 172


Designer's Mall
0.3911133



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.4689941