Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 18, 2013
Cadence Launches ActiveParts Portal and Brings New Productivity-Boosting Technology to Latest OrCAD Release  
 Printer friendly
 E-Mail Item URL

November 13, 2008 -- Cadence Design Systems, Inc. has unveiled its new ActiveParts Portal, an expansion of its ActiveParts online component data solution, that will offer PCB design teams even greater access to key component information. As part of the new ActiveParts Portal, Cadence is teaming with SupplyFrame, Inc., to provide engineers with new choices and even greater access to the component information they need to create their designs. In addition, Cadence announced new productivity-boosting technology and enhancements for the Cadence OrCAD Capture CIS and Allegro Design Entry CIS products.

Technology and enhancements introduced for the OrCAD Capture CIS and Allegro Design Entry CIS products include a new capability called Context-aware Non-Linear Graphic Editing. The capability is a new schematic editing technology for dense designs that provides a magnifying auto-zoom between focus points during editing operations. This auto-zoom capability increases productivity by dynamically magnifying the area under the cursor as the user moves within the canvas. The latest OrCAD release, version 16.2, contains several other ease of use and productivity enhancements within the OrCAD Capture CIS and PSpice A/D products.

The Cadence ActiveParts online database allows design engineers to find component information and directly incorporate symbols and data into the OrCAD Capture CIS and Allegro Design Entry CIS products. By collaborating with SupplyFrame as the first portal member, the ActiveParts Portal provides engineers with additional component information from a greater number of suppliers, significantly expanding the availability of component data and part information for engineers.

"Our goal is to help developers make fast and accurate design decisions by providing critical information directly from the component manufacturer at the time it is needed," said Jeff Curie, Vice President of Marketing at SupplyFrame. "This collaboration delivers the latest symbols, datasheets, specs and information on availability from thousands of manufacturers instantly from within the Cadence PCB design environment at no additional cost."

OrCAD Capture boasts productivity and usability improvements including an updated GUI and enhanced search capabilities enabling users to work more efficiently; further shortening the design cycle. New FPGA design-in features include the ability to create split symbols, import and export FPGA pin assignments for leading FPGA vendors tools, and ease-of-use improvements for supporting the ECO process for FPGAs.

Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: Cadence Design Systems, PCB design, design entry, schematic capture, schematic entry, SupplyFrame, FPGAs, field programmable gate arrays, EDA tools,
578/27344 11/13/2008 3107 153


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.453125