Page loading . . .

  
 Category: News: News Archive 2008: Tuesday, May 21, 2013
Agilent X-Parameter Nonlinear-Model-Generation Targets Components Used in Wireless, Aerospace Defense Industries  
 Printer friendly
 E-Mail Item URL

December 18, 2008 -- Agilent Technologies, Inc. today announced a nonlinear-modeling-technique for components such as amplifiers and transistors that are commonly used in the wireless and aerospace defense industries. The X-parameters can be generated either from simulation with the company’s Advanced Design System (ADS) EDA software or from Agilent’s test and measurement instruments, for faster communications-product development.

In the past, designers could not accurately measure, display and simulate the full amplitude and phase information of each spectral component in nonlinear designs. They also did not have access to a highly accurate nonlinear behavioral model that fully characterizes and describes the nonlinear behavior of their devices. Now, X-parameters make it simple to capture nonlinear behavior with the same ease and accuracy as measuring or simulating linear S-parameters. Agilent’s new patent-pending X-parameter technology lets designers capture the nonlinear behavior of active components such as amplifiers and transistors and save them in transportable RF intellectual property for use in RF system or circuit designs in ADS.

The Advanced Design System enables X-parameter nonlinear model generation from simulation, allowing design houses to create nonlinear X-parameter models of their RFIC and MMIC; power amplifier modules (PAMs); front-end modules (FEMs); and multiport devices such as mixers. This lets RF and microwave system designers fully characterize systems early in the design cycle and before the hardware is fabricated. X-parameter models protect the intellectual property from which they are generated while retaining the full nonlinear characteristics to share with circuit and system design partners.

"System integrators can quickly simulate X-parameter RF modules and provide fast feedback to component suppliers before hardware is committed," said Jack Sifri, Product Marketing Manager with Agilent’s EEsof EDA division. "This represents a potential design-house savings of at least $1 million in reduced IC foundry turns and development costs, along with months of savings in development cycle time. The X-parameters provide a compact language with which to communicate and simulate nonlinear characteristics accurately with full IP protection."

Users can also generate X-parameter models with load-pull characteristics — for accuracy over a wide range of terminating impedances — from ADS simulation or from measurement on an Agilent NVNA using the load-pull system from Maury Microwave Corp. With load-pull X-parameter models, designers can accurately simulate and optimize critical transceiver and power amplifier specifications such as cascaded output power, power added efficiency, error vector magnitude and adjacent channel power ratio, eliminating months of prototype iterations with off-the-shelf components.

Go to the Agilent EEsof EDA website for details.

E-mail Agilent EEsof EDA for more information.

Read more about
Agilent EEsof EDA
on SOCcentral.com


Keywords: Agilent Technologies, Agilent EEsof EDA, ASICs, ASIC design, X-parameters, models, modeling, model generation, EDA tools,
578/27696 12/18/2008 2439 121


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  0.46875