Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
NationalChip Licenses ARM CPU for Next-generation STB Chipset Designs 

June 12, 2008 -- NationalChip, a silicon provider for the fast growing Chinese DTV and STB market, and ARM have jointly announced that NationalChip has licensed the ARM926EJ-S processor for its next-generation DTV and Set Top Box (STB) ch ... read more

PCI-SIG Completes I/O Virtualization Suite of Specifications 

June 12, 2008 -- PCI-SIG, the Special Interest Group responsible for PCI Express (PCIe) industry-standard I/O technology, has announced the completion of the PCI-SIG I/O Virtualization (IOV) suite of specifications. These specifications w ... read more

TI Introduces Highest Linearity Amplifier for Differential Signals 

June 12, 2008 -- Texas Instruments, Inc. (TI) has introduced a dual-channel, high-speed current feedback amplifier. The device features 70% greater bandwidth gain at +2 V/V than other devices, providing fast signal conditioning with the h ... read more

Verigy Shortens Time-to-Yield with Inovys Silicon Debug Solution for the V93000 Platform 

June 12, 2008 -- Verigy, Ltd. has introduced the Inovys Silicon Debug Solution to address the growing need for more efficient debug to accelerate time-to-volume production of new system-on-chip (SOC) devices. Verigy’s new solution combine ... read more

GDA Demonstrates Its PCI-Express Gen 2 Controller (GPEX-Gen2) at 5Gbps for High-Performance Applications 

June 12, 2008 -- GDA Technologies, Inc. has announced successful functional operation of its Gen2 PCI Express Controller on its hardware platform. GPEX-Gen2 controller IP has been made available since last year and has been implemented in ... read more

Synopsys Announces DesignWare IP for PCI Express with PCI-SIG I/O Virtualization Technology 

June 12, 2008 -- Synopsys, Inc. has announced the availability of DesignWare IP for PCI Express with PCI-SIG Single Root I/O Virtualization (SR-IOV) technology. The PCI-SIG I/O Virtualization (IOV) technology, which builds on the PCI Expr ... read more

Magillem and Sonics Announce Joint Donation of IP-XACT Support of OCP Protocols to the OCP-IP 

June 12, 2008 -- Magillem and Sonics, Inc. have announced the joint donation of the IP-XACT support of OCP protocols to the OCP-IP. Magillem and Sonics are sponsors of the OCP-IP Consortium.

This donation is a major step towa ... read more

NXP Real-Time Clock Sets New Record in Power Efficiency 

June 12, 2008 -- NXP Semiconductors has announced the availability of the industry’s best low-power performance real-time clock (RTC) chips with SPI bus interface, the PCF2123. Operating at a current of less than 100nA on a 1.5-V power su ... read more

Helic Launches VeloceWired for Bondwire Design in the IC flow 

June 11, 2008 -- Helic SA has announced the commercial release of VeloceWired, an IC package tool that accelerates bondwire design and simulation and enables optimization of high-speed leadframe packages and co-design with analog and mixe ... read more

Cadence Delivers OVM-Compliant Verification IP 

June 11, 2008 -- Cadence Design Systems, Inc. has announced the availability of the first two testbench verification IP (VIP) products that are compliant with the Open Verification Methodology (OVM). These enhancements enable the communit ... read more

Altera SOPC Builder Tool Extends System-Level Design Lead with Third Embedded Soft Processor Option 

June 11, 2008 -- Altera Corp. has announced that Freescale Semiconductor, Inc. will be delivering a 32-bit V1 ColdFire soft core for the SOPC Builder tool. To quickly create system-level designs using Altera Cyclone III FPGAs, desi ... read more

Altos Releases Variety LX for Fast Corner and Statistical Characterization for 45nm and Below 

June 11, 2008 -- Altos Design Automation, Inc. has announced Variety LX, a new advanced product that unifies corner characterization (using Liberate) and statistical characterization (using Variety) into a single characterization platform ... read more

Cadence Collaborates with Common Platform and Arm to Deliver 45-NM RTL-to-GDSII Reference Flow 

June 11, 2008 -- Cadence Design Systems, Inc. has announced the 45-nm reference flow targeting Common Platform technology available for general release in July 2008. Cadence and the Common Platform technology companies, comprising IBM, Ch ... read more

Cadence Collaborates with UMC to Deliver 65NM CPF-Based Low-Power Reference Design Flow 

June 11, 2008 -- Cadence Design Systems, Inc. and UMC have announced the availability of a Common Power Format (CPF)-based low-power reference design flow targeted to the UMC 65-nm process. This reference flow enables design teams ... read more

Cadence Delivers Advanced DFM Solutions, Statistical Analysis and Low-Power Design Technology for TSMC Reference Flow 9.0 

June 11, 2008 -- Cadence Design Systems, Inc. has announced that several of its technologies have been linked into TSMC Reference Flow 9.0. These capabilities provide an automated, front-to-back flow for high-yield, power-efficient ... read more

Synopsys' Synplicity Announces New Products and Product Enhancements Providing Designers With a Faster Path to Silicon 

June 11, 2008 -- Synopsys, Inc. today announced new products and enhanced capabilities to its FPGA implementation offering, Confirma ASIC/ASSP verification platform, and DSP synthesis products.

Andy Haines, vice president of market ... read more

Freescale and Altera Partner to Deliver World's First Soft ColdFire(R) Cores on FPGAs 

June 11, 2008 -- Freescale Semiconductor, Inc. is introducing the first FPGA implementation of the 32-bit V1 ColdFire core on the Altera Cyclone III family of FPGAs. IPextreme, a semiconductor intellectual property (IP) licensing speciali ... read more

ClearSpeed Adopts Magma's Hydra, Uses Next-Generation Floorplan Synthesis to Complete 90-nm Multicore Processor 
June 11, 2008 -- Magma Design Automation, Inc. announced today that ClearSpeed Technology, Inc. completed a 90-nm design using Hydra, Magma's new automated floorplan synthesis and hierarchical design planning product. ClearSpeed used ... read more
Open SystemC Initiative Reveals Proposed Extensions for Embedded Analog/Mixed-Signal Applications in SystemC 

June 11, 2008 -- The Open SystemC Initiative (OSCI) has announced the release of a whitepaper introducing system-level design and modeling of embedded analog/mixed-signal (AMS) systems using SystemC AMS extensions. The whitepaper can be d ... read more

Lattice Expands Wireless Solutions with 3GPP-LTE CTC Decoder IP Core 

June 11, 2008 -- Lattice Semiconductor Corp. has announced the availability of a 3GPP-Long-Term Evolution (LTE) Convolutional Turbo Code (CTC) Decoder intellectual property (IP) core from TurboConcept, a member of the ispLeverCORE Connect ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.421875