Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
Berkeley Design Automation Enters Analog/RF Mixed-Signal Verification 

June 6, 2008 -- Berkeley Design Automation, Inc. has announced the availability of true Spice-accurate analog/RF mixed-signal verification based on co-simulation of its Analog FastSpice circuit simulator with leading Verilog HDL simulator ... read more

Certess Announces Toshiba's Deployment of Its Functional Qualification Solution 

June 6, 2008 -- Certess, Inc. today announced that Toshiba Corp. has adopted Certitude, the functional qualification tool, in its recent system-on-chip (SOC) for digital TV. Toshiba chose the Certitude product to provide an objective mea ... read more

CLK Design Automation Delivers Next-Generation Statistical Timing Analysis for TSMC Reference Flow 9.0 

June 6, 2008 -- CLK Design Automation, Inc. today introduced transistor statistical static timing analysis (TSSTA) for TSMC’s Reference Flow 9.0 to lower design obstacles, improve design margins, and increase 40-nm technology yields. The ... read more

Evatronix Enhances Its Ethernet MAC Product Line with MAC-1G PCS IP Core 

June 6, 2008 -- Evatronix SA has announced the MAC-1G PCS, a physical coding sublayer IP core that assures a seamless integration with third-party optical transceivers through the physical medium attachment (PMA) sublayer.

The MAC-1 ... read more

Hynix Adopts Apache's Dynamic Power Integrity Solution for DRAM Designs 

June 6, 2008 -- Apache Design Solutions today announced that Hynix Semiconductor, Inc. has adopted Apache’s RedHawk dynamic power integrity solution for its DRAM designs. Hynix will use RedHawk’s full-chip transistor-level dynamic power a ... read more

STMicroelectronics Introduces Advanced Image Signal Processor for High-End Mobile Applications 

June 6, 2008 -- STMicroelectronics has introduced a new high-performance, stand-alone image signal processor with dual-camera support that brings DSC-like performance to mobile imaging applications. Capable of controlling the entire imagi ... read more

Z Circuit Automation Breaks New Ground in Cell Library Characterization Runtime 

June 6, 2008 -- Z Circuit Automation, Inc. has broken the one minute barrier in cell library characterization. By adding new high-speed technologies to the ZChar characterization system, users can now characterize complex flip-flops in le ... read more

Timesys Announces Real-Time Linux Support for Atmel Microprocessors 

June 6, 2008 -- Timesys Corp. has announced the availability of a Linux kernel, optimized for real-time applications on Atmel microprocessors. Available through a LinuxLink subscription, the optimized kernel is provided along with complet ... read more

TI Adopts Sonics SMART Interconnectt Solutions for OMAP 3430 Application Processor 

June 6, 2008 -- Sonics, Inc. today announced that Texas Instruments has adopted the SonicsMX and Sonics3220 SMART Interconnect solutions for use in its OMAP3430 application processor. The announcement represents the second generation of O ... read more

Takumi Expands Its Layout Optimization Tools to Support Automated Enforcement of Recommended Rules 

June 6, 2008 -- Takumi Technology Corp. has announced the availability of its new layout optimization tool, Takumi Enhance-RO, for automated enforcement of recommended rules and critical area optimization. With Takumi Enhance-RO, Takumi ... read more

Altos' Statistical Timing Library Models Proven on UMC's 65-nm Process Using Extreme DA's GoldTime 

June 6, 2008 -- Altos Design Automation, Inc. today announced that UMC (United Microelectronics Corp.) has qualified Altos’ statistical timing model generator, Variety LX on UMC’s 65-nm standard cell library. This qualification eff ... read more

Calypto Partners with HD Lab to Enable System Level Design Flows in Japan 

June 6, 2008 -- Calypto Design Systems, Inc. has signed a partnership agreement with hd Lab, Inc. of Shin-Yokohama, Japan, where HD Lab will provide sales, support and services for designers using the Calypto SLEC (Sequential Logic Equiva ... read more

CLK Design Automation Expands Amber Family with Highly Accuracy Transistor-Level SSTA Solution 

June 5, 2008 -- CLK Design Automation, Inc. has announced the Amber FX Analyzer as the industry’s first transistor statistical static timing analysis (TSSTA) solution. The Amber FX Analyzer integrates transistor-level static timing analys ... read more

Altium Provides File Importer for Cadence Allegro Users 

June 5, 2008 -- Altium, Ltd. has announced a new file importer for its Altium Designer unified design system that allows Allegro files to be easily brought into Altium Designer. Altium Designer automatically and transparently converts All ... read more

CEVA and ARM Partner to Enhance Development Support of CEVA DSP + ARM Multiprocessor SOCs 

June 5, 2008 -- CEVA, Inc. has partnered with ARM to enable real-time trace support for CEVA DSP cores in ARM CoreSight technology for the development of multiprocessor system-on-chip (SOC) solutions. The enhanced support will enab ... read more

Dongbu HiTek Launches 0.18-micron BCDMOS Process 

June 5, 2008 -- Dongbu HiTek today launched the industry’s first process at the 0.18-micron node. Initial disclosures of the company’s new BCDMOS process were made last month at the International Symposium on Power Semiconductors and ICs ... read more

Vitesse G-RocX SOC Enables CyberTAN to Deliver Production-Level Home-Gateways for the Fiber-to-the-Home Market 

June 5, 2008 -- By using Vitesse Semiconductor Corp.’s G-RocX Gigabit Router system-on-chip (SoC), CyberTAN, a leading Taiwanese original design manufacturer (ODM) of broadband networking equipment was able to deliver the industry’s first ... read more

Forte's Cynthesizer SystemC Behavioral Synthesis Selected for Fujitsu Microelectronics' ASIC Reference Flow 

June 5, 2008 -- Forte Design Systems, Inc. has announced that its Cynthesizer behavioral synthesis product has been selected for use in Fujitsu Microelectronics, Ltd.'s ASIC reference flow. Cynthesizer was selected after extensive testing ... read more

Magma Talus and Quartz Software Qualified for 40-nm in TSMC Reference Flow 9.0 

June 5, 2008 -- Magma Design Automation, Inc. today announced that Magma's Talus IC implementation, Quartz SSTA statistical analysis, Quartz DFM, Quartz LVS and SiliconSmart DFM can be accessed through TSMC Reference Flow 9.0. The tools s ... read more

MindTree Unveils Bluetooth Automotive SDK 

June 5, 2008 -- MindTree, Ltd. has announced the availability of its EtherMind Bluetooth Software Development Kit (SDK) for the automotive market targeting infotainment and Personal Navigation Devices (PNDs). Backed by the EtherMind Bluet ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.453125