Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
SoC Solutions Builds FPGA System in Record Time Using Synopsys' ReadyIP Flow and CAST IP Cores 

June 5, 2008 -- CAST, Inc. and technical partner SoC Solutions, LLC recently proved the effectiveness of a new FPGA design capability from Synopsys’ Synplicity Business Group by developing a complete 32-bit processor-based system i ... read more

STMicroelectronics' New Voltage Supervisors Ensure System Integrity in Multi-Voltage Systems 

June 5, 2008 -- STMicroelectronics has introduced the STM6904/5 four- and five-channel voltage supervisors that save space, cost and power, while ensuring the integrity of multi-voltage systems such as set-top boxes, telecom and networkin ... read more

SynTest Hybrid Solution Enhances Design Quality and Pattern Compactness 

June 5, 2008 -- SynTest Technologies, Inc. has announced optimization of the test patterns generated by its DFT tools by integrating the SynTest Patents for Staggered Capture technologies.

Since 2005, SynTest has received many pate ... read more

Tensilica and SPIRIT DSP Form Strategic Partnership and Deliver Mobile Multimedia Audio and Voice for Xtensa HiFi 2 Audio Engine 

June 5, 2008 -- SPIRIT DSP and Tensilica, Inc. have formed a strategic partnership and can now deliver 18 optimized, high-quality digital audio and voice software packages that run on Tensilica’s HiFi 2 Audio Engine, an increasingl ... read more

Enea and CEVA Announce Enea OSE ck RTOS for CEVA-X and CEVA-TeakLite-III DSP Architectures 

June 5, 2008 -- Enea and CEVA, Inc. have announced the availability of the Enea OSEck real-time operating system (RTOS) for two CEVA DSP architectures: the CEVA-TeakLite-III and the CEVA-X. These two low-power, high-performance DSP ... read more

Catalyst Semiconductor Launches Lower Power 8-Bit I2C/SMBus I/O Expander 

June 5, 2008 -- Catalyst Semiconductor, Inc. has expanded its line of bus products with the CAT9534, an 8-bit general purpose input/output (GPIO) expander for I2C and SMBus-based systems. The CAT9534 is pin-for-pin and functionally compat ... read more

ARM, Renesas Electronics and Synopsys Define Industry's First Low-Power Verification Methodology 

June 4, 2008 -- Synopsys, Inc. today announced that it has collaborated with ARM and Renesas Electronics to define the industry's first methodology to address the rapidly increasing complexity of low power verification. The companies hav ... read more

ARM Multiprocessing Technology Powers NVIDIA Tegra Mobile Computer-on-a-Chip 

June 4, 2008 -- ARM today announced that the new NVIDIA Tegra mobile computer-on-a-chip is based on the ARM11 MPCore multicore processor technology. As the smallest, full HD computer-on-a-chip, the NVIDIA Tegra is highly optimized for ne ... read more

ARC Announces Partnership with ViXS Systems 

June 4, 2008 -- ARC International announced today that ViXS Systems, Inc. has taken a license for ARC's multimedia solutions for use in its XCode chipset family. ViXS Systems is a fabless semiconductor company enabling advanced vi ... read more

AMCC and Silicon Image Announce Strategic Alliance on Network Attached Storage Solutions Based on AMCC Power Architecture Processors 

June 4, 2008 -- Applied Micro Circuits Corp. (AMCC) and Silicon Image, Inc. have announced a working alliance to provide Network Attached Storage (NAS) reference designs based on AMCC Power Architecture based processors and Silicon ... read more

Altos’ Cell Characterization Tools Used for TSMC’s 40-nm Libraries 

June 4, 2008 -- Altos Design Automation, Inc. announced that its cell characterization tools are used for TSMC’s 40-nm standard cell library development. TSMC uses the Altos tools to characterize its 40G and 40LP low-power libraries. Sp ... read more

Aldec Releases Riviera-PRO 2008.06 HDL Simulator 

June 4, 2008 -- Aldec, Inc. has just released Riviera-PRO 2008.06, a behavioral, structural and mixed HDL language simulator for multi-million gate ASIC and FPGA designs. Riviera-PRO 2008.06 includes Verilog simulation performance enhance ... read more

Holly Stump Joins Envis as VP Marketing 

June 4, 2008 -- Envis Corp. has announced that industry and low-power (but high-powered) marketing veteran Holly Stump has joined Envis as its Vice President of Marketing. Stump, with more than 20 years in EDA and high technology, ... read more

Liga Systems Announces Availability of NitroSIM v1.0 

June 4, 2008 -- Liga Systems, Inc. today announced availability of NitroSIM release 1.0. Powered by its VLIW coprocessor optimized for digital logic simulation, NitroSIM v1.0 compiles gate-level netlists to accelerate digital logic simul ... read more

Broadcom Announces 65-nm Single-Chip Bluetooth 2.1 + EDR Solution for Mobile Handsets 

June 4, 2008 -- Broadcom Corp. today announced its next generation Bluetooth Version 2.1 + EDR single-chip solution that provides significant performance upgrades and enhanced features, including lower power consumption, smaller chip size ... read more

Virage Logic Supports TSMC’s Power Trim Service for Advanced Process Nodes 
June 4, 2008 -- Virage Logic Corp. is the first IP provider to support TSMC’s Power Trim Service. The "Power Trim compliant" Virage Logic IP can enable significant power leakage reduction through TSMC’s Power Trim Service without area penalt ... read more
GCT Semiconductor Announces Mobile WiMAX IEEE 802.16e Wave 2 Compliant 3.5 GHz Monolithic Single-Chip Solution 

June 4, 2008 -- GCT Semiconductor is sampling the first mobile WiMAX 3.5-GHz Wave 2 single-chip, GDM7213, which includes RF, MAC and PHY, all into one monolithic IC. Based on GCT’s CMOS RF technologies, the GDM7213 implements MIMO, and al ... read more

The MathWorks Real-Time Workshop Embedded Coder Validated by TUV Rheinland 

June 4, 2008 -- The MathWorks, Inc. today announced that its Real-Time Workshop Embedded Coder product for MathWorks Release R2007b successfully passed the Automotive Code Validation Suite (AVS). AVS provides an independent test suite for ... read more

Marvell's Shiva CPU Technology Combines Gigahertz-Class Performance with Ultra-Low Power Consumption 

June 4, 2008 -- Marvell today introduced Shiva, the company's next-generation internally developed CPU technology for embedded CPU applications. Shiva will be integrated in a broad range of Marvell system-on-chip (SOC) products spanning m ... read more

MediaTek Achieves Faster Time-to-Tapeout Utilizing Smart Hierarchical Modeling in Synopsys IC Compiler 

June 4, 2008 -- Synopsys, Inc. today announced that MediaTek, Inc. has adopted Synopsys' IC Compiler for its next-generation, high-performance 65-nm system-on-chip (SOC) designs. IC Compiler was recently used to complete a hierarch ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.359375