Page loading . . .

  
 Category: News: News Archive 2008: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
Zensys Selects Berkeley Design Automation Analog FastSpice for Wireless Transceiver Verification 

May 29, 2008 -- Berkeley Design Automation, Inc. today announced that Zensys, developer of the Z-Wave wireless home control standard and a family of low-cost, low-power integrated transceiver chips embedded with Z-Wave, has selected the c ... read more

EdXact Delivers Enhanced Versions of Jivaro and Comanche at DAC 

May 29, 2008 -- EdXact SA today announced that Jivaro, its netlist reduction tool and Comanche, its IC interconnections analysis tool, are now based on a common proprietary parasitic database. This further boosts each tool’s performance a ... read more

Denali Releases Full DDR3 DIMM IP Solution 

May 29, 2008 -- Denali Software, Inc. today announced the immediate availability of its Databahn DRAM memory controller and hard PHY IP with full DDR3 dual in-line memory module (DIMM) support designed for bulk-memory and caching applicat ... read more

Faraday and NemoChips Team to Build Low-Power Mobile Platform Based Upon the Cadence Low-Power Solution 

May 29, 2008 -- Faraday Technology Corp. and NemoChips today announced that NemoChips has successfully taped out a low-power mobile video platform chip leveraging Faraday's SoCompiler Design Services employing the Common Power Format (CPF ... read more

Virage Logic Speeds Time-to-Market with an All-Digital, High-Performance DDR2/3 PHY+DLL Solution 

May 29, 2008 -- Virage Logic Corp. has announced its Intelli DDR2/3 PHY+DLL, an all-digital PHY+DLL high performance DDR solution. Supporting speeds of up to 1066Mbps in 65-nm G processes, the all-digital Intelli DDR2/3 PHY+DLL achieves p ... read more

Avnet Launches EXP High-Speed, High-Performance SerDes Module from National Semiconductor 

May 29, 2008 -- Avnet Electronics Marketing and National Semiconductor Corp. have launched the EXP high-performance SerDes module for use with low-cost FPGA applications. Based on National Semiconductor’s new serializer and deseria ... read more

STMicroelectronics Boosts 32-bit Design Flexibility with Major Extension of STM32 MCU Family 

May 29, 2008 -- STMicroelectronics has increased both the scalability and peripheral options of its 32-bit STM32 MCU family. Unveiled in June 2007, ST is now expanding the family to provide up to 512kBytes of on-chip Flash, larger SRAM an ... read more

Synopsys Unveils New IC Compiler Router Delivering 10X Speed Improvement 

May 28, 2008 -- Synopsys, Inc. today unveiled Zroute, a new multi-threaded router fully integrated into IC Compiler. Zroute has been developed from the ground up to take full advantage of the newest multi-core microprocessor architecture ... read more

Open-Silicon Adopts Magma's Hydra Automated Floorplanning and Hierarchical Design Planning Product 

May 28, 2008 -- Magma Design Automation, Inc. today announced that Open-Silicon, Inc. has adopted Magma's new Hydra floorplanning and hierarchical design planning product. Open-Silicon adopted Hydra because it enables development o ... read more

DesignAdvance Introduces CircuitProbe 

May 28, 2008 -- DesignAdvance Systems, Inc. has released CircuitProbe, a product that enables bi-directional communication, through IPC, between layout and a PDF of the schematic. The tool gives both designers and engineers a mechanism to ... read more

Sonics Bundles JEDA OCP Checker Into SonicsStudio 

May 28,2008 -- Sonics, Inc. and JEDA Technologies, Inc. have announced the interoperability of their products. The newly released SonicsStudio 4.8, Sonics’ SOC development tool, includes the JEDA OCPchecker, a SystemC based OCP com ... read more

Legend Releases Next-generation Standard Cell, I/O Library, and Memory IP Characterization Tools 

May 28, 2008 -- Legend Design Technology, Inc. today announced the release of CharFlo-Cell!, a next-generation cell library characterization tool, and Model Diagnoser, a cell library verification tool for incoming quality assurance. Along ... read more

InfiniScale Announces TechYielder Model-Based Parametrical Yield Optimizer 

May 28, 2008 -- InfiniScale today announced TechYielder, a yield optimizer targeting advanced complex analog designs. According to Infiniscale, TechYielder model-based parametrical yield optimizer offers designers the opportunity to maxim ... read more

Duolog Technologies Provides OCP-IP Members an OCP Transaction Analysis Tool 

May 28, 2008 -- Duolog Technologies and OCP International Partnership (OCP-IP) have announced that Duolog will provide its OCP-Conductor Professional transaction analysis tool free-of-charge to members of OCP-IP. The Tool is a deta ... read more

Timesys Announces Embedded Linux Support for Atmel's AT91SAM9G20 32-bit Embedded Microprocessor 

May 28, 2008 -- Timesys Corp. today announced LinuxLink support for the Atmel Corp. AT91SAM9G20 Embedded Microprocessor. LinuxLink for the SAM9G20 leverages the increased processor performance and reduced power consumption offered ... read more

XJTAG Targets LabVIEW Users with PXI Boundary Scan Module 

May 28, 2008 -- XJTAG has introduced a 3U PXI (PCI eXtensions for Instrumentation) XJTAG module, which provides a high-speed interface to the boundary scan chain. This new PXI card will enable users of PXI chassis to leverage XJTAG’s abil ... read more

Synopsys Releases VMM Methodology Standard Library and Applications Under Apache Open Source License  Featured

May 28, 2008 -- Synopsys, Inc. has released the source code for its complete implementation of the proven VMM verification methodology for SystemVerilog, including the VMM Standard Library and VMM Applications, under the popular Apache 2. ... read more

Real Intent Releases Speed3 (cubed) with Significant Productivity Enhancements 

May 28, 2008 -- Real Intent, Inc. announced today that the newest release of the company's EnVision family of verification software, with significant productivity improvements, called Speed3 (cubed) will be demonstrated at the Design Auto ... read more

OCP-IP’s Network-on-Chip Benchmarking Specification Part 2 Released to Member Review 

May 28, 2008 -- OCP International Partnership (OCP-IP) today announced that part two of the Network-on-Chip (NoC) Benchmarking specification has been released to member review. Part One of the NoC spec was published in March 2008. The r ... read more

TI Intermediate Bus PWM Controller Increases Energy Efficiency Over Entire Load Range 

May 28, 2008 -- Building on its portfolio of pulse-width modulator (PWM) power management controllers, Texas Instruments, Inc. (TI) has introduced a power supply controller for unregulated output voltages that achieves up to 97% system ef ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.359375