Page loading . . .

  
 Category: News: News Archive 2008: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
Agilent Technologies' WVAN Wireless Library Helps Prevent Unnecessary Wafer Spins, Accelerates Product Development 

May 5, 2008 -- Agilent Technologies, Inc. today introduced a WVAN Wireless Library to help prevent unnecessary wafer spins, thus accelerating deployment of next-generation 60-GHz wireless video area networks (WVAN) for high-volume consume ... read more

New Release of Lattice FPGA Design Tools Extends Performance and Productivity 

May 5, 2008 -- Lattice Semiconductor Corp. today announced the immediate availability of its ispLEVER 7.1 FPGA design tool suite. The new tool release delivers a number of new functional and performance-enhancing features, including the f ... read more

Lawrence Berkeley National Laboratory and Tensilica Collaborate on Design of Energy-Efficient Supercomputing for Climate Research 

May 5, 2008 -- Tensilica, Inc. and Lawrence Berkeley National Laboratory today announced a collaboration program to explore new design concepts for energy-efficient high-performance scientific computer systems. The joint effort is focused ... read more

Altera's Stratix III FPGAs Support SGMII on LVDS I/Os 

May 5, 2008 -- Altera Corp. today announced its Stratix III FPGAs support Serial Gigabit Media Independent Interface (SGMII) on its LVDS I/Os. Offering interface speeds of 1.25Gbps and meeting SGMII’s stringent jitter performance requirem ... read more

Oxford Semiconductor Receives PCI Express Order from Axxon Computer 

May 2, 2008 -- Oxford Semiconductor, Inc. has announced its first PCI Express (PCIe) serial connectivity device design win, placed by Axxon Computer Corp. The volume order is for Oxford’s OXPCIe952, part of the company’s Expresso family o ... read more

Fenix Replaces Internally Developed Software with Verific Design Automation 

May 2, 2008 -- Verific Design Automation, Inc. today announced that Fenix Design Automation, a developer of a EDA tools aimed at quality assurance of IC design flows, has integrated Verific’s VHDL and Verilog analyzers with its Cro ... read more

TI's Code Composer Essentials v3 Simplifies Development for Ultra-low Power Portable Applications 

May 2, 2008 -- Spurred by the adoption of its initial Eclipse-based integrated development environment (IDE) for MSP430 microcontrollers (MCU), Texas Instruments, Inc. has announced the release of Code Composer Essentials (CCEssentials) v ... read more

Berkeley Design Automation Delivers Comprehensive Noise Analysis Tool for Complex Nanometer Analog/ RF Circuits 

May 2, 2008 -- Berkeley Design Automation, Inc. has announced the availability of a comprehensive noise-analysis tool for complex analog and RF circuits. The tool, called the Noise Analysis Option, handles every type of complex analog and ... read more

Interra's Baton Content Verification Software Used by Sony PCL, Japan 

May 1, 2008 -- Interra Systems, Inc. announced that Sony PCL, Inc. of Japan, post production company, has decided to use its automated content verification product Baton product in its workflow.

"We selected Baton not only because i ... read more

Incentia Announces ECOCraft, New Tool for Post-Layout Hold-Time ECO 

May 1, 2008 -- Incentia Design Systems, Inc. has announced the availability of ECOCraft, a tool that focuses on hold time Engineer Changing Order (ECO) applied at post layout stage. Built on top of Incentia's TimeCraft static timing analy ... read more

GiDEL Releases Fast, Scalable SoC/ASIC Verification System Built on Largest And Fastest FPGA's 

May 1, 2008 -- GiDEL, Ltd. has released a new generation of the PROC_SoC Verification System. The PROC_SoC family is designed to debug and verify SOC designs of diverse design styles. The new generation has doubled the capacity of the sys ... read more

Jasper Design Automation to Demo Formal Verification Unleashed at DAC 2008 

April 30, 2008 -- Jasper Design Automation will provide private demo suite demonstrations of its Formal Verification Unleashed at the 45th Design Automation Conference (DAC) in Anaheim, California, June 8th to the 12th, 2008. Visitors to ... read more

Tensilica Adds Dolby TrueHD Decoder to Xtensa HiFi 2 Audio Engine Codec Library 

April 30, 2008 -- Tensilica, Inc. has added the Dolby TrueHD decoder to its audio codec library for Tensilica’s Xtensa HiFi 2 Audio Engine, one of the most popular commercial audio cores for system-on-chip (SOC) designs. Dolby TrueHD is t ... read more

MindTree Joins Power Forward Initiative 

April 30, 2008 -- MindTree, Ltd. and the Power Forward Initiative (PFI) today announced that MindTree has joined the Power Forward Initiative and will be offering a Common Power Format (CPF)-enabled low-power flow to its design services c ... read more

Mentor Graphics Aligns with UMC to Validate the Accuracy of Calibre nmDRC Physical Verification UMC 65-nm Deck 

April 30, 2008 -- Mentor Graphics Corp. today announced that it has worked with UMC (United Microelectronics Corp.) to validate the accuracy of UMC’s 65-nm physical verification flows using the Calibre nmDRC product. Using one of UMC’s ad ... read more

Cadence Delivers Silicon-Ready Reference Methodologies for ARM Cortex-A9 Processor 

April 30, 2008 -- Cadence Design Systems, Inc. has announced the immediate availability of multiple, silicon-ready RTL-to-GDSII implementation flows based on the Cadence Encounter digital IC design platform, for the ARM Cortex-A9 processo ... read more

Arasan Chip Systems Announces PCI Express Gen2 Endpoint Solution 

April 30, 2008 -- Arasan Chip Systems, Inc. has delivered a PCI Express endpoint IP core supporting Gen 1.1a and Gen 2 of the PCIe specification. Arasan's flexible IP solution addresses the rapidly expanding PCIe market with a solution th ... read more

Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18µm 

April 29, 2008 -- Managing the power consumption of a SOC is an issue of growing concern in the submicron processes. Among the diverse design techniques progressively developed, the partitioning of a SOC into voltage islets is the ultimate solut ... read more

MOSAID Grants First Wireless Patent Portfolio License to Matsushita Electric 

April 29, 2008 -- MOSAID Technologies, Inc. today announced that Matsushita Electric Industrial Co., Ltd., best known for its Panasonic brand, is the first company to take a license to MOSAID's wireless patents. Under the terms of the pat ... read more

ASPEED Technology Purchases IP from IPextreme Core Store 

April 29, 2008IPextreme, Inc. today announced that ASPEED Technology, Inc. in Hsinchu City, Taiwan has purchased Freescale’s ColdFire V1 through IPextreme’s Core Store online marketplace. The ColdFire core will be used as an embedded p ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.390625