Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
C-to-FPGA Compiler Accelerates PowerPC Image, Signal and Data Processing in Xilinx’s Virtex-5 FXT 

April 29, 2008 -- Impulse Accelerated Technologies, Inc. today announced that its Impulse C compiler fully supports Xilinx, Inc.’s just released Virtex-5 FXT FPGAs with their available embedded PowerPC processor. Full support in th ... read more

eASIC Issues $30,000 Worldwide Placement Design Challenge  Featured

April 29, 2008 -- eASIC Corp., a provider of zero-mask charge ASIC devices, today announced a $30,000 placement design challenge. This challenge is designed to inspire innovation in the area of placement algorithms. eASIC will offer a to ... read more

Cadence Strengthens Advanced Node Design Solutions with Enhancements for Custom IC Design 

April 29, 2008 -- Cadence Design Systems, Inc. today announced a broad array of new custom IC design capabilities that help chip makers accelerate volume production of large, complex designs, especially at advanced node processes of 65nm ... read more

New Cadence Technology Speeds Analog and Mixed-Signal Verification 

April 29, 2008 -- Cadence Design Systems, Inc. today announced the immediate availability of advanced "turbo" technologies within the Cadence Virtuoso Spectre Circuit Simulator. The turbo technology boosts performance while ensuring silic ... read more

TranSwitch Announces HDMI 1.3 PHY IP Core Operating at 10.5Gbps 

April 29, 2008 -- TranSwitch Corp. today announced the first HDMI 1.3 intellectual property (IP) cores operating at up to 10.5 Gbps (3.5Gbps per channel). The HD-PXL-1.3 transmitter IP core is available in two versions. The first version ... read more

NetLogic Microsystems Announces New NETLite Processors Targeted at Next-Generation Silicon Switching and Network Processors 

April 29, 2008 -- NetLogic Microsystems, Inc. today announced general availability of its NL56615 and NL3380 NETLite processors that are targeted at a new generation of merchant silicon switches and network processors from companies such ... read more

Advanced Design System 2008 Update 1 Provides Analysis, Verification for RFIC, RF-Module and High-Speed Gigabit Serial Link Design 

April 29, 2008 -- Agilent Technologies, Inc. today announced a 10X speedup of its planar 3-D electromagnetic (EM) simulator, which is part of the Update 1 release of its Advanced Design System (ADS) 2008 EDA software platform. The speed i ... read more

Lattice Announces New CPLD Family for Low-Power, High-Volume Portable Applications 

April 28, 2008 -- Lattice Semiconductor Corp. today announced its new, ultra-low-power complex programmable logic devices (CPLD), the 1.8-volt ispMACH 4000ZE family. This second-generation CPLD family is ideal for low-power, high-volume p ... read more

Cadence Partners with Brazilian Government to Open Brazil's First IC Design Training Center 

April 28, 2008 -- Cadence Design Systems, Inc. today opened a new IC design training center in partnership with the government of Brazil. The IC Brazil Training Center, located in Porto Alegre, home to much of Brazil's high-tech industry, ... read more

CSR Selects Virage Logic as Its Trusted IP Partner for Next-Generation Bluetooth Devices 

April 28, 2008 -- Virage Logic Corp. today announced that CSR of Cambridge, UK, has licensed Virage Logic’s semiconductor intellectual property (IP) to enable its next-generation technology. CSR will use Virage Logic’s Area, Speed and Po ... read more

Multiple Configurable ARC Cores Enable ITT to Build Secure Communications Devices for Government Applications 

April 28, 2008 -- ARC International announced today that ITT Communications Systems signed a new license agreement for multiple members of the configurable ARC 600 core family. ITT chose ARC because of the ARC 600 processor family’s abili ... read more

QuickLogic Supplying Engineering Samples Of PolarPro II CSSP Solution Platform 

April 28, 2008 -- QuickLogic Corp. is now offering engineering samples of its next-generation PolarPro II Customer Specific Standard Product (CSSP) solution platform. This latest addition to the popular PolarPro line is specifically desi ... read more

Aldec Joins Altera DO-254 Global Partner Network 

April 28, 2008 -- Aldec, Inc. today announced a comprehensive in-hardware verification solution that supports Altera Corp. customers with DO-254 compliance projects. The global partnership combines Altera’s FPGA and HardCopy ASIC d ... read more

Apache Announces Next Generation PakSi-E, Version 8.1 

April 28, 2008 -- Apache Design Solutions, Inc. today announced version 8.1 release of PakSi-E, its IC package and system-in-package (SiP) extraction and analysis tool. This latest version delivers over 10X faster runtime performance than ... read more

ARM and Mindspeed Address Next Generation Home Gateways with Multiprocessing Technology 

April 28, 2008ARM and Mindspeed Technologies, Inc. today announced an ongoing collaboration designed to address the needs of broadband service providers delivering triple- (voice, data, video) and quad-play (+ cellular) applicat ... read more

Synopsys Releases Silicon-Proven 5.0-Gbps PCI Express 2.0 PHY IP 

April 28, 2008 -- Synopsys, Inc. today announced the availability of the DesignWare PHY IP for PCI Express 2.0 (Gen II), based on the PCI Express 2.0 base specification. This product release provides designers with the a complete, silicon ... read more

Altera and HCELL Engineering Announce DO-254-Certifiable Nios II Embedded Processor 

April 28, 2008 -- Altera Corp. and HCELL Engineering today announced the development of a safety-critical version of Altera’s Nios II embedded processor. The embedded processor core complies with the objectives and requirements of ... read more

Envis Unveils Strategy to Address Integrated Circuit Power Management Challenges 

April 28, 2008 -- Envis Corp. today revealed its strategy for meeting the challenges of design power management in IC implementation. The company intends to broadly deploy EDA products based on proprietary technology that will enable desi ... read more

Altera Launches DO-254 Global Partner Network 

April 28, 2008 -- To support the growing number of avionics and military applications requiring DO-254-certifiable components, Altera Corp. today launched a DO-254 Global Partner Network. Altera, together with Aldec, Geensys, HighRely and ... read more

ARC Introduces New "Sonic Focus-Ready" Audio/Video Subsystem 

April 25, 2008 -- ARC International today introduced the new ARC Media 401V Subsystem (AM 401V). This is the first member in a new family of programmable audio/video subsystems that are Sonic Focus-ready. Sonic Focus technology enhanc ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.515625