Page loading . . .

  
 Category: News: News Archive 2008: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
AWR and TriQuint Announce Incentive Program for Building Cost-Effective GaAs MMIC Designs 

April 9, 2008 -- AWR Corp. and TriQuint Semiconductor, Inc. today announced Project JumpStart, a program designed to provide first-time AWR and TriQuint customers with a low-cost introduction to the benefits of design and fabricati ... read more

VIA Technologies' C7-M ULV Processor Powers New HP 2133 Mini-Note PC 

April 9, 2008 -- VIA Technologies, Inc. today announced that the low-power VIA C7-M ULV processor will be used to power the new HP 2133 Mini-Note PC, a sleek and stylish, small form factor notebook targeted at today's connected student li ... read more

Cypress Offers New HI-TECH Compiler with Free "Lite" Mode for PSoC Designer and PSoC Express Design Environments 

April 9, 2008 -- Cypress Semiconductor Corp. and HI-TECH Software have announced that version 9.61 of the HI-TECH C PRO compiler for the PSoC mixed-signal array family is available for all users. This new version includes a new "Li ... read more

Micrium Completes First Ports to Analog Devices' Blackfin Processors 

April 9, 2008 -- Micrium today announced that its uC/OS-II real time operating system (RTOS) and uC/TCP-IP network stack have been ported to Analog Devices, Inc.’s Blackfin family of microprocessors. The company’s uC/Probe monitoring tool ... read more

Atmel's AVR ONE! Improves Performance and Lowers Development Costs for 8- and 32-bit Microcontrollers 

April 8, 2008 -- Atmel Corp. has announced its AVR ONE! high-end debugger for AVR and AVR32 microcontrollers. This one high-end on-chip debugging platform for all AVR and AVR32 devices is available at $599 only while similar tools, accor ... read more

Silicon Creations Tapes Out Complete Mixed-Signal Chipset Using Simucad Design Flow 

April 8, 2008 -- Silicon Creations, a company that specializes in high performance analog and mixed-signal IC design, has taped out its first complex chipset using an all-Simucad Design Automation, Inc.'s tool flow. The Silicon Creations ... read more

Atmel and Melexis Introduce Highly Secure Cryptographic RFID Development Kit 

April 8, 2008 -- Atmel Corp. and Melexis Microelectronic Integrated Systems N.V. announced today their Yuma+ development kit for contactless, highly secure RFID transactions. The Yuma+ solution is based on Atmel's secure CryptoRF c ... read more

New X-FAB 0.18-Micron Process Maximizes Cost-Effectiveness in Analog/Mixed-Signal Chip Design 

April 8, 2008 -- X-FAB Semiconductor Foundries AG has announced availability of its new XH018 0.18-micron process, a cost-effective modular analog/mixed-signal process offering integrated digital, analog, high-voltage and embedded non-vol ... read more

Imagination Technologies Licenses Third PowerVR SGX Graphics Core to Renesas 

April 8, 2008 -- Imagination Technologies, Ltd. has reported that Renesas Electronics Corp. has licensed a third member of Imagination’s PowerVR SGX graphics core family under a multiple-use license arrangement. The core will be integrate ... read more

Alchip Licenses ARM CPU, Fabric IP and Physical IP to Provide SOC Solutions 

April 8, 2008 -- Alchip Technologies, Inc. and ARM today announced that Alchip has licensed the ARM926EJ-S processor, Fabric IP and ARM Physical IP. The licensing agreement will enhance Alchip's total ASIC solutions by providing fe ... read more

Mentor and Agilent Announce EDA Integrated Solution for RF-PCB Development 

April 8, 2008 --Mentor Graphics Corp. and Agilent Technologies, Inc. today announced a jointly developed solution that can significantly improve productivity for the design of RF circuits on printed circuit boards (PCBs). The indus ... read more

MunEDA and EDA Direct Close Distribution Agreement for Silicon Valley and California Semiconductor Market 

April 8, 2008 -- MunEDA GmbH and EDA Direct, Inc. have closed a distribution agreement for Silicon Valley and California to serve one of the most important parts of the worldwide semiconductor market. EDA Direct will handle existin ... read more

Si2 Announces the 12th Si2/OpenAccess+ Conference  Featured

April 7, 2008 -- The Silicon Integration Initiative, Inc. (Si2) announced that its 12th Si2/OpenAccess+ Conference will be held on April 16, at the DoubleTree Hotel in San Jose, Calif. The conference will feature speakers and demonstratio ... read more

Xilinx Introduces Industry's Highest Performance, Largest Capacity FPGAs for Space Applications 

April 7, 2008 -- Xilinx, Inc. has announced the immediate availability of radiation-tolerant Xilinx Virtex-4QV FPGAs. The new Virtex-4QV family is the first FPGA solution for space applications to offer multiple platforms optimized to mee ... read more

Virage Logic Delivers Complete Memory Compiler and Logic Library IP Portfolio for TSMC 40-nm Process 

April 7, 2008 -- Virage Logic Corp. has announced the availability of memory compilers and logic libraries for TSMC’s 40-nm process. The new SiWare product portfolio provides semiconductor companies with 40-nm physical IP that is designed ... read more

NXP and CoWare Establish Strategic Relationship for Company Wide Deployment of ESL Technologies 

April 7, 2008 -- CoWare, Inc. has established a new strategic relationship with NXP Semiconductors to deploy ESL technologies. The strategic, multi-year relationship covers a broad spectrum of ESL technologies from CoWare as well a ... read more

STARC Adopts Cadence Encounter Timing System for Static Timing Analysis Signoff 

April 7, 2008 -- Cadence Design Systems, Inc. today announced that Japan's Semiconductor Technology Academic Research Center (STARC) has incorporated the Cadence Encounter Timing System as part of its PRIDE V2.0 reference design fl ... read more

Altera Broadens Markets for Arria GX Family 

April 7, 2008 -- Altera Corp. today announced its Arria GX FPGA family now offers support for transceiver speeds up to 3.125Gbps, additional serial protocols and reduced static power. Based on the proven Stratix II GX technology, Arria GX ... read more

Seiko NPC Boosts Productivity in DFT Design Flow with Integrated Cadence Test and Synthesis Technologies 

April 7, 2008 -- Cadence Design Systems, Inc. today announced that Seiko NPC Corp. successfully taped out a complex audio DSP design using Cadence Encounter Test Architect and Encounter RTL Compiler global synthesis technologies. Using th ... read more

Altium Expands Versatility of Altium Innovation Station 

April 4, 2008 -- Altium, Ltd. has expanded its range of daughter boards for the Altium Innovation Station and its Desktop NanoBoard with the released of a new plug-in daughter board hosting a Xilinx Virtex-4 high-performance FPGA. It join ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  4.031006