Page loading . . .

  
 Category: News: News Archive 2008: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1947 Entries)
Micrel Expands High Power Density Family with Introduction of MIC22400 

February 25, 2008 -- Micrel, Inc. today introduced a new member to its high power-density family of products, a fully-integrated 4-A synchronous buck regulator, the MIC22400 for powering systems from 3.3-V and 5-V supply rails. With opera ... read more

Gauda Announces Breakthrough for Accelerating OPC Verification in 45-nm and 32-nm Technology Nodes 

February 25, 2008 -- Gauda, Inc. announced today that it has demonstrated a breakthrough technology that can accelerate OPC (optical proximity correction) and OPV (optimal proximity verification) up to 200 times faster than similar produc ... read more

SMSC's MediaLB IP Core Selected for Altera's Automotive Infotainment Development Platform 

February 25, 2008 -- SMSC announced today that Altera Corp. has selected SMSC’s Media Local Bus (MediaLB) technology for use in the PARIS automotive infotainment development platform. Developed by SMSC, MediaLB is an inter-chip com ... read more

Silicon Labs Introduces Lowest Voltage MCUs 

February 25, 2008 -- Silicon Laboratories, Inc. today announced the industry’s first microcontrollers (MCUs) capable of operating down to 0.9V, enabling portable devices to derive power from a single-cell battery. The C8051F9xx family’s 8 ... read more

S2C Launches Rapid Prototyping Dual Virtex-5 TAI Logic Module with USB-Enabled Software Runtime Control 

February 25, 2008 -- S2C, Inc. has announced the release of its third-generation rapid SOC prototyping tool, Dual Virtex-5 TAI Logic Module. Equipped with two Xilinx LX series Virtex-5 FPGAs, the Dual Virtex-5 TAI Logic Module supplies up ... read more

Aldec Releases Riviera-PRO 2008.02 with VHDL 2007, SystemC 2.2 and SystemVerilog (DPI) 

February 25, 2008 -- Aldec, Inc. announced today the release of Riviera-PRO 2008.02, a mixed language HDL simulator that now includes VHDL 2007, integrated SystemC 2.2 compiler and SystemVerilog DPI support. Riviera-PRO offers mixed langu ... read more

STMicroelectronics to Offer New 8-bit Microcontroller Platform 

February 25, 2008 -- STMicroelectronics has unveiled details of a new 8-bit microcontroller platform designed to offer outstanding levels of performance and cost-effectiveness in a wide range of applications. Implemented around a high-per ... read more

Synopsys Introduces the Eclipse Low Power Solution 

February 25, 2008 -- Synopsys, Inc. today announced the Synopsys Eclipse Low Power Solution, a comprehensive suite of proven system-level, verification, implementation and signoff tools, intellectual property (IP), methodologies and servi ... read more

Xilinx Delivers Embedded Development Kit for Spartan FPGA-Based MicroBlaze Processor Systems with Linux OS 

February 25, 2008 -- Xilinx, Inc. today announced the immediate availability of a new development kit for low-cost embedded systems development that delivers the flexibility of the MicroBlaze embedded processor with Linux OS support and t ... read more

Eureka Technology's SD Host Controller IP Core Available in Altera's Automotive Infotainment Development Platform 

February 22, 2008 -- Eureka Technology, Inc. announced today that its Secure Digital (SD) host controller intellectual property (IP) core has been selected by Altera Corp. for use in the PARIS automotive infotainment development platform. ... read more

Ansoft Releases Q3D Extractor v8 

February 22, 2008 -- Ansoft Corp. has announced Q3D Extractor v8, the latest version of the company's 3D parasitic extraction software. Q3D Extractor performs both the 2D and 3D electromagnetic field simulation required to extract RLCG pa ... read more

Si2's Low Power Coalition Announces CPF Roadmap  Featured

February 22, 2008 -- Silicon Integration Initiative, Inc. (Si2) today published the Low Power Coalition’s (LPC) approved Roadmap for Common Power Format (CPF) extensions planned out through mid-2009, along with a Request for Technology (R ... read more

Arasan Chip Systems Announces Availability of eMMC IP Cores 

February 22, 2008 -- Arasan Chip Systems, Inc. has announced today the availability of the Embedded MMC version 4.3 IP core, better known as eMMC. Following the joint announcement by MMCA and JEDEC, Arasan has made the eMMC IP controller ... read more

Synfora Joins Xilinx ESL Initiative Ecosystem 

February 22, 2008 -- Synfora, Inc. today announced that the company, with its PICO Platform solutions, has joined the Xilinx ESL Initiative. The addition of Synfora’s algorithmic synthesis technology to this program continues to emphasize ... read more

Review Period for OSCI's New Draft Standard for Transaction-Level Modeling Closes Successfully  Featured

February 21, 2008 -- The Open SystemC Initiative (OSCI) announced that over 1,400 users from around the world have downloaded its new draft standard for transaction-level modeling (TLM). The OSCI TLM-2 Draft 2 kit has responded to users r ... read more

Sun Selects TSMC to Fab Future Generation of UltraSPARC CMT Processors 

February 21, 2008 -- Sun Microsystems, Inc. has selected TSMC (Taiwan Semiconductor Manufacturing Company) as its foundry partner for processors based on 45-nm geometry as well as future generations. Sun partner Texas Instruments (TI) wil ... read more

PLDA Announces Immediate Availability of PCIe Gen 2 FPGA IP Design for Altera's Stratix II GX 

February 21, 2008 -- PLDApplication today announced the immediate availability of its PCIe Gen 2 FPGA IP, designed for Altera Stratix II GX FPGAs. The PLDA PCIe IP Core is 100% compliant with Revision 2.0 of the PCIe specification.

... read more

Trango Hypervisor Virtualizes Atmel's CAP Customizable Microcontroller 

February 21, 2008 -- Atmel Corp. and Trango Virtual Processors have announced the availability of Trango's Hypervisor for users of Atmel's AT91CAP9 customizable microcontroller. By creating multiple machine-independent virtual inst ... read more

MIPS Technologies Announces Strategic Alliance with NXP Semiconductors for HDMI Technology 

February 21, 2008 -- MIPS Technologies, Inc. has extended its strategic relationship with NXP Semiconductors to offer HDMI-based IP solutions for digital home applications, including high-definition DTVs and display units, A/V rece ... read more

Lattice Announces uClinux Support for Open Source Embedded Systems Design 

February 21, 2008 -- Lattice Semiconductor Corp. has released an implementation of the uClinux operating system targeted for its LatticeMico32 embedded soft core processor. The new OS support lets developers rapidly implement control sys ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.375