Page loading . . .

  
 Category: News: News Archive 2008: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1944 Entries)
Evatronix introduces a SuperSpeed USB Device Controller and Verification IP Solution 

December 11, 2008 -- Evatronix SA has announced its USB range of products, with the device controller and verification IP to meet the expectations of SuperSpeed USB early adopters. The superb data transfer performance and outstanding powe ... read more

AMD Adopts OpenCL 1.0 Specification, Reaffirms Commitment to Open Standards for CPU+GPU Compute 

December 10, 2008 -- Advanced Micro Devices, Inc. (AMD) has announced its intent to rapidly adopt the OpenCL 1.0 programming standard and integrate a compliant compiler and runtime into the free ATI Stream Software Development Kit (SDK). ... read more

Microchip Technology Introduces Serial EEPROMs with Built-in MAC Addresses 

December 10, 2008 -- Microchip Technology, Inc. has introduced a family of serial EEPROM devices with built-in EUI-48 and EUI-64 compatible MAC addresses. Designed to work on standard buses, such as SPI, I2C and the UNI/O bus, the devices ... read more

Libero IDE 8.5 Software Tools Extend Support for New Actel Nano FPGAs 

December 10, 2008 -- Actel Corp. has announced the availability of Libero Integrated Design Environment (IDE) version 8.5. Actel's comprehensive suite of software design tools extends support for the recently announced nano versions of Ig ... read more

NVIDIA Adds OpenCL to Its GPU Computing Toolkit 

December 10, 2008 -- NVIDIA Corp. has announced its full support for the newly released OpenCL 1.0 specification from the Khronos Group. OpenCL (Open Computing Language) is a new compute API that lets developers harness the massive parall ... read more

Micron Introduces Serial NAND Flash Memory for Embedded Applications 

December 10, 2008 -- Micron Technology, Inc. has introduced a serial NAND flash memory technology providing embedded applications with the flexibility to easily upgrade their storage capacity. With chip density starting at 1Gbit, Micron’s ... read more

Mentor Graphics Announces Capital Architect for Dynamically Optimizing the Physical Architecture of Vehicle EDS Systems 

December 10, 2008 -- Mentor Graphics Corp. has announced the forthcoming availability of the Capital Architect tool, the latest tool in the CHS product portfolio for electrical system design. The Capital Architect tool is a graphical desi ... read more

HyperSilicon Becomes New Tensilica Prototyping Partner in China 

December 9, 2008 -- Tensilica, Inc. today announced that HyperSilicon Co., Ltd. has become its newest SOC (system-on-chip) prototyping partner, supporting users of both the Xtensa customizable processors and the Diamond Standard pr ... read more

Aldec Releases ALINT 2008.10 Supporting Mixed VHDL and Verilog Design Rule Checking 

December 9, 2008 -- Aldec, Inc. has announced the release of ALINT 2008.10, a VHDL and Verilog design rule checking tool used to analyze HDL source code against a comprehensive set of ASIC design guidelines for early bug detection. ALINT ... read more

ChipEstimate Announces New IP Partners 

December 9, 2008 -- ChipEstimate announced today that more than a dozen IP companies have recently joined or upgraded their memberships to the ChipEstimate.com chip planning and IP portal. New members joining at the Prime partner level ar ... read more

IEEE Standards Association and Via Licensing Collaborate on IP Licensing Programs for IEEE Standards  Featured

December 9, 2008 -- The IEEE Standards Association and Via Licensing Corp. have announced a collaborative effort to foster patent licensing programs, also known as patent pools, for IEEE standards. The collaboration's goal is to accelerat ... read more

Seiko Epson Selects Actel ProASIC3 FPGAs for New Photo Viewers 

December 9, 2008 -- Actel Corp. today announced that Corp. has selected Actel's ProASIC3 FPGAs for use in its new Epson Multimedia Storage Viewer P-7000 and P-6000. Chosen for its low-power, reduced space, and high-performance advantages, ... read more

SMIC Achieves First 45-nm Silicon Success 

December 9, 2008 -- The Semiconductor Manufacturing International Corp. (SMIC) has announced its first 45-nm yield lot, signifying a working 45-nm process. This first silicon success comes less than one year after SMIC signed an agreement ... read more

XMOS Adopts Magma's Talus IC Implementation Software to Develop 65-nm Processors 

December 9, 2008 -- Magma Design Automation, Inc. today announced that XMOS Semiconductor, Ltd. has adopted Magma's Talus implementation software. XMOS selected Magma's Talus Vortex and Talus Power Pro to develop the 65-nm XCore ev ... read more

xlinkers.org Unites Open Source Community and XMOS 

December 9, 2008 -- A new community website, xlinkers.org has been launched by XMOS Semiconductor, Ltd., the creator of Software Defined Silicon. The goal of the website is to provide a platform for users to discuss their experiences and share k ... read more

TranSwitch Unveils Gigabit-rate, Multi Core Atlanta 2000 Communications Processors 

December 9, 2008 -- TranSwitch Corp. has announced its new Atlanta 2000 communications processor product family. Atlanta 2000 offers robust gateway routing, security and VoIP capabilities with outstanding performance and power efficiency, ... read more

Artisan Successfully Leads UPDM Through First Phase of OMG’s Fast Track Standardization Process 

December 9, 2008 -- Artisan Software Tools, Inc. has announced that the Unified Profile for DoDAF/MODAF (UPDM) 1.0 draft specification has achieved a positive vote at the OMG to successfully clear the first hurdle in the OMG’s fast track ... read more

National Instruments Simplifies Advanced Control with New CompactRIO System 

December 9, 2008 -- National Instruments Corp.has announced the release of the low-cost NI CompactRIO programmable automation controller (PAC), offering engineers and machine builders an ideal solution for advanced control and monitoring ... read more

Octasic Expands Sales Network in Europe 

December 9, 2008 -- Octasic, Inc. has selected EuroSemi GmbH, an electronic components distributor, as its official representative in Europe. Octasic and EuroSemi GmbH signed a manufacturer representative agreement for the support and exp ... read more

STARC to Deploy Synopsys IC Compiler's Zroute and Clock Mesh Technologies in STARCAD-CEL 

December 9, 2008 -- Synopsys, Inc. today announced that the Semiconductor Technology and Academic Research Center (STARC) successfully evaluated Zroute and Clock Mesh, two new technologies found in the latest release of IC Compiler, Synop ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.34375