Page loading . . .

  
 Category: News: News Archive 2008: Tuesday, May 21, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 (1947 Entries)
Renesas Adopts Cadence Virtuoso Spectre Circuit Simulator with Turbo Technology 

July 11, 2008 -- Cadence Design Systems, Inc. announced that Renesas Electronics Corp. has adopted the new version of Cadence Virtuoso Spectre Circuit Simulator, with performance-boosting "turbo" technology, for its analog and mixed-signa ... read more

austriamicrosystems releases High-Voltage IO library offering 4KV ESD protection 

July 11,2008 -- austriamicrosystems AG today announced that its 0.35-micron H35 high-voltage CMOS process technology is now offering 4-kV ESD (electrostatic discharge) protection. The new silicon proven H35 periphery library guarantees a ... read more

Power Forward Initiative Adds Three Leading Japanese Design Services Companies 

July 11, 2008 -- The Power Forward Initiative (PFI) announced that three Japanese design services companies recently joined the initiative and are offering Common Power Format (CPF)-enabled low-power design capabilities to their design se ... read more

Chipworks' New ICInside Surveyor Accelerates the Use of Reverse Engineering in Forward Designs 

July 11, 2008 -- Chipworks has announced ICInsider Surveyor, a tool that delivers thousands of extremely high-magnification design images directly from Chipworks' labs to design engineers' desktops.

"This new capability puts a vir ... read more

ISE Labs Adds Verigy's Inovys FaultInsyte Software to Speed Debug of First Silicon 

July 11, 2008 -- Verigy, Ltd. announced that ISE Labs, the largest semiconductor test engineering service provider in Silicon Valley, has purchased the Inovys FaultInsyte software. Adding FaultInsyte software has increased ISE Labs’ desig ... read more

Cypress and Tower Semiconductor Announce Completion of Cypress's First 0.18-Micron Stitched Custom CMOS Image Sensor Device 

July 9, 2008 -- Cypress Semiconductor Corp. and Tower Semiconductor, Ltd. this week announced the successful completion of Cypress’s first 0.18-micron stitched large-format CIS device. The product is to be manufactured using Tower ... read more

Cadence Virtuoso IC 6.1 Deployed by Matsushita for Analog and Mixed-Signal SOC Designs 

July 9, 2008 -- Cadence Design Systems, Inc. announced this week that the newest version of the Cadence Virtuoso custom design platform has been deployed by Matsushita Electric Industrial Co., Ltd., best known for its Panasonic brand, for ... read more

Carbon Design Systems Acquires SoC Designer from ARM  Featured

July 9, 2008 -- ARM and Carbon Design Systems this week announced today an agreement under which Carbon will take over future development, support and sale of the SoC Designer tool.

Key members of the ARM SoC Desig ... read more

Nangate Increases Japan Commitment and Appoints Cubic Micro as Local Representative 

July 9, 2008 -- Nangate, Inc. this week announced that Cubic Micro has been appointed as its official representative for Japan. The Cubic Micro offices in Japan will serve as the base for providing local sales, marketing and customer supp ... read more

Cypress PSoC Designer 5.0 Accelerates Embedded Development by Combining Code-Free Design with Customization Capabilities 

July 9, 2008 -- Cypress Semiconductor Corp. has introduced PSoC Designer 5.0, the first integrated design environment that includes both code-free and high-level language programming modes in one package. Cypress has combined the PSoC Exp ... read more

AWR Enhances Visual System Simulator Software 

July 9, 2008 -- AWR Corp. has announced Version 2008 of its Visual System Simulator (VSS) software suite for the end-to-end design and optimization of communications systems. The latest release of VSS significantly enhances the flexibility for u ... read more

Evatronix Adds 6502 and 80186XL ISA-Compliant IP Cores to Its Portfolio 

July 9, 2008 -- Evatronix SA this week announced its newest products: C80186XL and C6502 soft IP cores. They aim at original chip replacement applications and therefore significant effort was undertaken to achieve the degree of reliabilit ... read more

Progate Group Adopts S2C's FPGA-Based ESL Tools to Streamline Front-End Design Service Flow 

July 3, 2008 --The Progate Group Corp. (PGC), an SOC and ASIC design service provider in Taiwan, has selected the FPGA-based ESL tools of S2C, Inc. to upgrade PGC’s front-end design service flow. Complementing proven strengths in ... read more

XJTAG Appoints Parallel Systems as UK Distributor to Target EDA Channel 

July 3, 2008 -- XJTAG has appointed Cadence Channel Partner, Parallel Systems, as a distributor to sell its XJTAG system into the electronic design automation channel in the UK and Ireland. Parallel Systems will be selling the XJTAG syste ... read more

Bullet-Proof Reliability of DLP Chip Enables Texas Instruments to Offering a Five-Year Chip Warranty 

July 3, 2008 -- The DLP Products group at Texas Instruments, Inc. (TI) has announced support for its customers with a five-year DLP chip warranty for existing chips to be integrated into DLP one-chip projectors for education, business, an ... read more

Hypervisor Technology Now Supports Microsoft Windows XP on Intel Multi-Core Execution Platforms 

July 3, 2008 -- Real-Time Systems GmbH has announced the availability of the latest version of its Real-Time Hypervisor software. This software product enables the simultaneous running of multiple operating systems on multi-core processor ... read more

eASIC and Northwest Logic Deliver Low-Cost, Silicon-Proven, 533-Mbps DDR2 SDRAM Solution 
July 1, 2008 -- eASIC Corp. a provider of zero-mask charge ASIC devices, and Northwest Logic, a provider of high-performance IP cores, have announced the immediately availability of a silicon-proven 533-Mbps DDR2 SDRAM solution for eA ... read more
Silicon Image Introduces New Generation of Port Processors with Features for DTV Applications 

July 1, 2008 -- Silicon Image, Inc. has introduced a new generation of port processors, the Silicon Image SiI9285 and SiI9287 devices, incorporating Silicon Image's InstaPort and MHL technologies.

The SiI9287 port processor supports ... read more

Silicon Image Input Processors Deliver 170-MHz 36-bit Analog Quality with New HDMI Features 

July 1, 2008 -- Silicon Image, Inc. has announced two new quad-port 170-MHz 36-bit analog color input processors, the SiI9251 and SiI9261, for digital television (DTV) and audio/video receiver (AVR) products, respectively. Both processors ... read more

Silicon Image's InstaPort Technology Provides Instant Access to HD Entertainment 

July 1, 2008 -- Silicon Image, Inc. today introduced its new InstaPort technology designed to add intelligence to HDMI-enabled digital television (DTV) inputs to significantly reduce switching lag time and to allow consumers to reclaim th ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.578  3.390625