Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Saturday, May 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 (261 Entries)
Verification Platform for Complex Designs  by Cadence Design Systems, Inc. in EE Times EDA Designline

December 31, 2007 -- As the complexity of electronic designs continues to increase, the challenge of verifying their functional correctness is increasing as well. The problem is compounded with the increasing market demands to deliver the next m ... read more

Wavelet Data Hiding Using Achterbahn-128 on FPGAs  by EE Times Programmable Logic Designline

December 26, 2007 -- In this how-to article, a data hiding technique is proposed for embedding a significant amount of data in digital images while retaining high perceptual quality. The scheme employs digital communication techniques to achieve ... read more

Understanding Clock Domain Crossing Issues  by Atrenta, Inc. in EE Times EDA Designline

December 24, 2007 -- SoCs are becoming more complex these days. A lot of functionality is being added to chips and data is frequently transferred from one clock domain to another. Hence, clock domain crossing verification has become one of the m ... read more

Quantify FPGA System-Level Simultaneous Switching Noise in a Chip/ Package/ PCB Design  by Altera Corp. in EE Times Embedded

December 21, 2007 -- CMOS technology enables a single FPGA device to have many I/O interfaces. Recently, low power has emerged as a principal theme in high-speed I/O interfaces, and voltage reduction offers the most effective means of minimizing ... read more

Choosing and Using the Right Tools for High-speed Serial Data Analysis  by Tektronix, Inc. in EE Times Embedded

December 19, 2007 -- Proven first generation serial bus technologies are now widely deployed. Many new consumer products are arriving with PCI Express, Serial ATA, and other serial implementations built in. These buses deliver higher data rates ... read more

Achieving Yield in the Nanometer Age  by Mentor Graphics Corp. in EE Times EDA Designline

December 17, 2007 -- Can you remember the first game you ever played? It probably had very few rules, very few actions and a straightforward path to success. As you grew older, your games became more complicated. Rules became more complex and po ... read more

Lower the Cost of Intelligent Power Control with FPGAs  by Actel Corp. in EE Times Embedded

December 15, 2007 -- The availability of ARM's Cortex-M1 32-bit processor and single-chip, mixed-signal FPGAs make possible the development of intelligent power control that could dramatically reduce part count, board space, and system cost whil ... read more

Using Off-the-Shelf Technology with an FPGA to Replace Custom Hardware: Picking platforms, Tools  by National Instruments Corp. in EE Times Industrial Control Designline

December 14, 2007 -- Part 1 of this two-part series, "Choosing the Right Industrial Control and Acquisition Hardware," focused on choosing the right hardware platform for industrial and control applications and discussed some of the challenges d ... read more

Common Mistakes in Electronic Design  by EDN Magazine

December 14, 2008 -- Most executives responsible for managing product performance or warranty returns will tell you that the most common headaches in manufacturing come from suppliers or manufacturers. For example, a new, cheaper supplier used t ... read more

Embedded Electronics Guides Casino Gaming  by EDN Magazine

January 14, 2008 -- When you step into a casino in Las Vegas or thousands of other gambling venues around the world, you immediately face a bombardment of multimedia sounds and images from a vast collection of embedded devices, all carefully des ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.578125