April 11, 2007 -- High-density FPGA-based boards are widely being used for logic development and verification before taping out the actual IC. On a high-density FPGA-based board where multiple FPGAs are interconnected with hundreds of signals, checking and validating the interconnections between the FPGAs becomes a very challenging task.
This article describes how challenging the problem is and also suggests a simple, effective, and generic solution to check the signal connectivity between the FPGAs. The method also helps the designer to identify and locate faults, if any, on the board which otherwise would have been a very cumbersome task. This article also proposes a method to efficiently generate the test code, most of which could be automated.
By Rajendra C Turakani and Ritesh Ramesh Parekh.
(Turakani is Senior Engineer, Multimedia Systems and Parekh is Lead Engineer,
Multimedia Systems, at Ittiam Systems, Ltd.)
This brief introduction has been excerpted from the original copyrighted article.