Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Thursday, May 23, 2013
Embedded Video Development Speeded by DSP System Level Abstraction  
Publication: Video/Imaging DesignLine
Contributor: Texas Instruments, Inc. (TI)
 Printer friendly
 E-Mail Item URL

November 23, 2007 -- The expansion of digital video technology from a few dedicated applications, such as camcorders and security systems, to a wider range of consumer products strains traditional video development methods. Historically, these methods include considerable amounts of hand-coding by experts who are familiar with the latest coding/decoding (codec) standards and can write assembly code for high-performance signal processing platforms.

Manufacturers of signal processing technology are addressing this problem by providing development environments that integrate processors, development tools, software and systems expertise to enable designers to work at a high system level of abstraction in developing video applications. This allows designers to focus on the application functionality and implement video, audio, voice and imaging technology through simple calls to an application programming interface (API) that handles details such as the implementation of specific codec engines and matching screen resolution.

By J.B. Fowler. (Fowler is a Video Systems Applications Engineer, DSP Systems, Texas Instruments, Inc.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Video/Imaging DesignLine website.

Read more about
Texas Instruments, Inc. (TI)
on SOCcentral.com

Keywords: Video/Imaging DesignLine, Texas Instruments (TI), DSP, digital signal processing, video processing,
579/24587 11/23/2007 806 154


Designer's Mall
0.1719971



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.2350006