Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 (261 Entries)
Accelerating MATLAB Using MEX-files  by Catalytic, Inc. in EE Times Signal Processing DesignLine

July 9, 2007 -- MATLAB is great tool for algorithm development. It provides a simple programming environment with an extensive library of functions to help develop, analyze and visualize complex algorithms. However, MATLAB is sometimes slow, whi ... read more

Low Power Design Specification from RTL through GDSII  by Mentor Graphics Corp. in EE Times EDA Designline

July 9, 2007 -- As power has become more expensive in electronic systems, the need to specify low power design intent has increased in importance. Whereas dynamic power (aka, switching) is fairly well handled using existing design and verificati ... read more

Networking Moves to Home Automation  by EDN Magazine

July 5, 2007 -- The dream of an intelligent home that automatically controls the living environment and responds to individual preferences has been around since the advent of the microcontroller first suggested the possibility. High cost, reliab ... read more

Assertions Improve Productivity for All Development Phases  by EE Times EDA Designline

July 3, 2007 -- Assertions are increasingly important verification tools because they improve design quality and increase design verification (DV) productivity, resulting in faster time to market. Many qualities of assertions make them helpful d ... read more

An Automated and Objective Measure of Functional Verification Quality  by Certess, Inc. in EE Times EDA Designline

June 26, 2007 -- If there were a bug in your design, could the verification environment find it? Functional qualification is the first technology to provide an objective answer to this fundamental question. It is an essential addition to the inc ... read more

Graphical Programming for DSPs  by National Instruments Corp. in EE Times Signal Processing DesignLine

June 25 2007 -- DSP development is challenging. DSP systems are increasingly complicated, development cycles are shrinking, and many developers lack DSP programming experience. All of this of this creates a need for tools that provide a high lev ... read more

Upgrade to High-Speed USB Handsets Without a Complete Redesign   by Cypress Semiconductor Corp. in Electronic Design Magazine

June 21, 2007 -- Cellular-service providers continually strive to make more features available to their subscribers, features that will increase the average revenue per user (ARPU) in a market reaching saturation.

Over the last few years, ... read more

Design for Debugging: The Unspoken Imperative in Chip Design  by EDN Magazine

June 21, 2007 -- Testing and debugging present different problems. In testing, the goal is to determine as quickly as possible whether the chip is working correctly, with high, but not absolute, certainty. Chip-design teams now universally recog ... read more

Exploring Memory Architectures: Pillars of Processing Performance  by EDN Magazine

June 21, 2007 -- A key performance characteristic of processor architectures is how much application-specific work they can perform per unit of time. The EEMBC (Embedded Microprocessor Benchmark Consortium) benchmark, unlike Dhrystone MIPS (millions-of ... read more

How Customer-Specific Standard Products Ease Mobile Device Design  by QuickLogic Corp. in EE Times Programmable Logic Designline

June 20, 2007 -- Mobile device designers face a critical question: what functionality should be incorporated in their next-generation designs? Answering this question while simultaneously addressing the market needs of rapid development, lowest ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.578125