Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 (261 Entries)
Putting FPGAs to Work in Software Radio Systems: Part 2  by Pentek, Inc. in EE Times RF & Microwave Designline

March 21, 2007 -- The most striking advantage to using an FPGA is its design flexibility, but that does not necessarily mean that designers want to program the entire device. An approach such as Pentek's GateFlow Design Resources can offer multi ... read more

Design for Variability: Design, Process, and Manufacturing Variations in Physical Design  by Sierra Design Automation, Inc. in EE Times EDA Designline

March 19, 2007 -- At nanometer technologies, variability is rapidly becoming one of the leading causes for chip failures and delayed schedules. However, there is significant confusion about the term "variability" in the design community today. " ... read more

FPGA Design Issues 201  by Electronic Design Magazine

March 15, 2007 -- It doesn't matter if you're the logic designer, hardware engineer, or systems engineer, or if you wear all of those hats. If you use an FPGA in any sort of complex system with high speeds and multiple protocols, you'll li ... read more

Choosing to Use an SIP Rather than an SOC  by austriamicrosystems AG in EDN Magazine

March 15, 2007 -- The development of austriamicrosystems’ second-generation multimedia platform and its derivative products exemplifies the advantages that an SIP (system-in-package) product can offer over an SOC (system on chip).

T ... read more

Accurate Thermal Analysis of Chip/Package Systems  by Apache Design Solutions, Inc. in EE Times EDA Designline

March 15, 2007 -- With the increasing complexity and power dissipation of modern electronic designs, controlling peak temperature and predicting the temperature profile on the chip early in the process is becoming critical for insuring sys ... read more

How FPGAs can tackle the challenges of network security  by Xilinx, Inc. in EE Times Programmable Logic Designline

March 14, 2007 -- While triple play may be one of the hottest buzz words and growth drivers within the semiconductor industry, it is insightful to understand the evolution of the various technologies that was required to realize triple play, the ... read more

Putting FPGAs to Work in Software Radio Systems: Part 1  by Pentek, Inc. in EE Times RF & Microwave Designline

March 14, 2007 -- FPGAs are becoming an increasingly important resource for software radio systems. This series of articles introduces the basics of software radio followed by a brief review of the evolution of programmable logic technology whic ... read more

Techniques for Debugging an Asymmetric Multicore Application: Part 3  by Intel Corp. in EE Times Embedded

March 13, 2007 -- In two previous articles we covered first, what an asymmetric multi-core application is and the typical problems encountered, and, second, what tools are available for debugging in these circumstances. Now that we have a full s ... read more

Debugger Performance matters: The Importance of Good Metrics  by Green Hills Software, Inc. in EE Times Embedded

March 12, 2007 -- Debugging is the most difficult and costly phase of software development for systems large and small. Deeply embedded systems don't have the standard PC user interfaces of keyboards, mice, graphic displays or even network conso ... read more

Total Power Optimization in RTL-to-GDSII Implementation Flow  by Magma Design Automation, Inc. in EE Times EDA Designline

March 12, 2007 -- Creating optimal low-power designs involves making tradeoffs such as timing-versus-power and area-versus-power at different stages of the design flow. Successful power-sensitive designs require engineers to have the ability to ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.5471191