Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2007: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 (261 Entries)
A Measure of Opportunity Awaits in Electric Meters   by Electronic Design Magazine

March 1, 2007 -- Besieged by conservation issues, utility metering is undergoing somewhat of a renaissance—particularly electricity metering. That's because electrical distribution systems everywhere are fragile. Metering used to be the nearly e ... read more

Integrating Power Awareness into IC Design  by NEC Electronics America, Inc. in EE Times EDA Designline

March 1, 2007 -- If one looks at today's design flow, there is currently no way to incorporate advanced low-power design intentions without having to create several instances of ad-hoc files describing special cells (e.g. isolation cells) and po ... read more

Techniques for Debugging an Asymmetric Multicore Application: Part 1  by Intel Corp. in EE Times Embedded

March 1, 2007 -- In a project life cycle, there always comes a time when one must debug a software issue found during testing. Development teams are always looking to pro-actively find potential defects as early as possible in the development cy ... read more

A New Architecture for Development Platforms Targeted to Portable Radio Applications  by Lyrtech Signal Processing in DSP-FPGA.com

February 28, 2007 -- Performance, power consumption and cost are three critical factors developers face when designing software defined radios (SDR) for portable applications. In an attempt to satisfy these requirements, SDR developers consisten ... read more

How to Improve Design-Level Security with Low-Cost Non-Volatile FPGAs  by Xilinx, Inc. in EE Times Programmable Logic Designline

February 28, 2007 -- The recent introduction of 90-nm non-volatile Spartan-3AN FPGAs that provide SRAM FPGA system-level functionality (multipliers for DSP; block, distributed, and flash memories for storage and embedded code; digital clock mana ... read more

New EDA Tools Improve Low Power Design  by Atrenta, Inc. in EE Times EDA Designline

February 19, 2007 -- Ten years ago, power was a minor concern for many IC designers. Today, four in five chips have a power budget below 2W. The emphasis on low power is due in large part to the explosion of compact mobile systems, but also to t ... read more

Mathematical Package Helps in Circuit Design  by Fairchild Semiconductor Corp. in EE Times EDA Designline

February 15, 2007 -- The use of a mathematical software package, like Maple from Maplesoft, offers a very exciting and effective tool to study and understand physical phenomenon such as MOSFET switching in power circuits. This case study examine ... read more

DSP Compensation for Small Loudspeakers  by EE Times Signal Processing DesignLine

February 15, 2007 -- Today it is possible to deliver, store, and amplify a high quality digital audio bitstream in a wide range of consumer electronics products. However, these technical advances have often not improved the perceived audio quali ... read more

Putting the Squeeze on 16-bit Processors  by EDN Magazine

February 15, 2007 -- The start of the much-anticipated death of 16-bit processors is upon us. Or is it? Are 16-bit processors destined to become a footnote in the history books?

The much-heralded death of the 8-bit processor ... read more

A Deep Dive into HD for Video-System Design  by Texas Instruments, Inc. (TI) in EDN Magazine

February 15, 2007 -- Technological advancements of recent years have enabled new video capabilities in end equipment ranging from cell phones and MP3 players to video walls and billboards. Because of the strong demand and level of innovation tha ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.579  0.5620117