Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Thursday, May 23, 2013
Analog's Answer to FPGA Opens Field to Masses  
Publication: Electronic Engineering Times (EE Times)
 Printer friendly
 E-Mail Item URL

February 21, 2008 -- By making analog circuits easier to design and simulate, researchers at the Georgia Institute of Technology hope to further the cause of analog while enabling engineers to incorporate lower-power circuitry into their products. In the same way that field- programmable gate arrays have spawned advances in digital signal processing, the Georgia Tech researchers believe their large-scale field-programmable analog array (FPAA) has the potential to seed growth in analog.

Current versions of these chips are unlikely to make it into any but the most demanding specialist applications, such as simulating the neural signal processing done by biological organisms. Nevertheless, they make it possible to design, prototype and test systems quickly and easily, without having to fabricate new chips.

Moreover, FPAA technology allows a wide range of less-skilled users to try out sophisticated, low-power techniques developed by the analog signal-processing community, said Paul Hasler, a professor at Georgia Tech (Atlanta). "Rough estimates suggest there are around 3,000 analog engineers in the world," said Hasler, who has been focusing on the application of FPAA technology. "Compare that with the number of system designers, those working in DSP, etc.; even the most conservative numbers are above a million."

By Sunny Bains, EE Times Contributing Editor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Engineering Times (EE Times) website.

Keywords: Electronic Engineering Times (EE Times), field-programmable analog arrays, FPAAs, analog design, FPGAs,
580/25207 2/21/2008 6291 353


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.21875