Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Thursday, May 23, 2013
Dev Kits Help Alleviate Those FPGA Design Woes  
Publication: Electronic Design Magazine
 Printer friendly
 E-Mail Item URL

August 28, 2008 -- Design at the logic level for board-level products is rare. If it can’t be done with a microcontroller or two, then what’s a designer to do? FPGAs have been the answer for years, but FPGA tools required a steep learning curve. Likewise, FPGAs had a price premium and high power requirements, and external support requirements often proved challenging.

All of that has changed, though. Inexpensive FPGAs are now the norm. High-performance products remain pricey, but the bang for the buck is even higher. Low power has been the mantra for micros, and the same is true for FPGAs. Moreover, supporting an FPGA these days is a relatively simple design exercise. That leaves the learning curve, where major improvements in FPGA development tools have made a significant difference. FPGA tool designers have been pressed to provide FPGA experts with the required functionality while delivering an interface that won’t send novices screaming for the exits.

So, the next challenge involves connecting the tools to the hardware, which can be met by combining the tools with a development board in a kit. These kits have been around since FPGAs first arrived, but the latest crop no longer leaves designers hanging with just development tools and a bare FPGA with a few LEDs and switches for peripherals.

Targeted kits now come with peripherals, such as digital cameras, and firmware and software to match. Some target soft-core solutions (see “FPGAs Pushing MCUs As The Platform Of Choice” at www.electronicdesign.com, ED Online 19149), where software developers can join the fray with FPGAs already programmed with soft or hard cores plus the accompanying peripherals and even operating systems. ARM’s own Cortex-M1 Development Kit targets Altera’s Cyclone III FPGA. The Cortex-M1 soft core is license-fee free on Altera’s line of products.

Still, designers need to consider their requirements and options. FPGA kits under $50 open FPGA development to virtually any designer, but beware the fine print, especially when it comes to software. The 30-day cutoff for some tools isn’t nearly enough time to even move up the learning curve, let alone design a new product.

Similarly, free tools often lack the more advanced features of their premium-priced cousins. Software modules, middleware, and other intellectual property (IP) may also have hidden costs when it comes to actual deployment.

By William Wong, Electronic Design Staff Editor

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Design Magazine website.

Keywords: Electronic Design Magazine, FPGAs, field programmable gate arrays, development kits, EDA tools,
580/26837 8/28/2008 6835 302


Designer's Mall
0.15625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.234375