Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Sunday, May 26, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 (216 Entries)
Video Encoding with Low-Cost FPGAs for Multi-Channel H.264 Surveillance  by Altera Corp. in Video/Imaging DesignLine

November 28,2008 -- Low-cost FPGAs are now making it possible to implement high- performance encoding systems on a cost-effective and low-power FPGA fabric. This enables systems with the right combination of power, performance, and price-points ... read more

Power SOCs: A "Crazy" Idea That Just Might Work  by EDN Magazine

November 27, 2008 -- Imagine a cell-phone battery that could supply unlimited power and still fit into its current form factor: the perfect solution to the biggest drawback in today’s portable electronics, right? Wrong. Even with this magic batt ... read more

Get Hardware Fast: Use Your Evaluation Kit to Build a Testbench  by Cypress Semiconductor Corp. in EDN Magazine

November 27, 2008 -- Testing the firmware for your microcontroller project without hardware is about as satisfying as looking at photos of food when you are hungry. But the lack of "real" hardware does not have to delay hardware-based testing of ... read more

RFID in Embedded Designs: Your Move  by EDN Magazine

November 27, 2008 -- technology has the potential to become a common and important element in embedded-system design. In addition to the traditional role of the technology in inventory management, recent advances in RFID tags and high-speed, lon ... read more

Tips for Designing Ultra-Low Power Systems  by Texas Instruments, Inc. (TI) in EDN Magazine

November 25, 2008 -- Designing systems for low power operation is becoming more and more common. Some of the drivers for this trend include: consumer demand and/or product requirements for longer times between battery charges or swapping out bat ... read more

Unified Verification for Hardware and Embedded Software Developers  by Emulation and Verification Engineering (EVE) in EE Times EDA Designline

November 25, 2008 -- Moore's Law continues to drive chip complexity and performance to new highs, while stressing and periodically "breaking" existing design flows. Fortunately for consumers of electronic design automation (EDA) tools, the same ... read more

Packaging Goes Vertical  by Electronic Engineering Times (EE Times)

November 24, 2008 -- 3D semiconductor packages enable the form and function for many devices we use in our daily lives--mobile handsets, personal entertainment devices and flash drives, to name a few. For people who rely on such implantable medi ... read more

Solving FPGA I/O Pin Assignment Challenges  by Xilinx, Inc. in EE Times Programmable Logic Designline

November 19, 2008 -- Input/Output (I/O) pin assignment is one of the main challenges facing designers integrating large FPGA devices onto PCBs. Many designers find the process of defining the I/O pin configuration, or "pinout," of large FPGA dev ... read more

3-D Integration Lacking in Design and Test Support  by Semiconductor International

November 18, 2008 -- Through-silicon vias (TSVs) have become a requisite, because 3-D circuit integration helps alleviate interconnect delay and density problems, while reducing chip area. In 2007, the Semiconductor Industry Association (SIA) wa ... read more

Planning, Adopting and Implementing Adaptive Reuse  by Integrated Device Technology, Inc. (IDT) in EE Times EDA Designline

November 18, 2008 -- It has been mentioned that during the rough-and-tumble days of 1950s Chicago politics, a ward boss asked an Adlai Stevenson volunteer who sent him to help in the campaign and when the response was nobody, he quickly replied: ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.6879883