Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2008: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 (216 Entries)
Trends in Debug Features for Microcontrollers  by NXP Semiconductors in Electronic Products Magazine

September 1, 2008 -- Microcontrollers are general-purpose devices that need software to make them application specific. In order to make the software work it needs to be debugged. At one time, debugging consisted of inserting software break poin ... read more

Dev Kits Help Alleviate Those FPGA Design Woes  by Electronic Design Magazine

August 28, 2008 -- Design at the logic level for board-level products is rare. If it can’t be done with a microcontroller or two, then what’s a designer to do? FPGAs have been the answer for years, but FPGA tools required a steep learning curve. ... read more

Eye-Diagram Analysis Speeds DDR SDRAM Validation  by Agilent Technologies, Inc. in Electronic Design Magazine

August 28, 2008 -- Double-data-rate synchronous dynamic random access memory (DDR SDRAM) physical-layer testing is a crucial step in making sure devices comply with the JEDEC specification. The ultimate goal is to guarantee interoperability when ... read more

Electronic System Level Design: Is There Fire Beneath the Smoke?  by EDN Magazine

August 21, 2008 -- It was a shimmering promise on the horizon: As SOCs (systems on chips) became more complex, we would simply move from RTL (register-transfer level) to the next-higher level of abstraction—what some experts called ESL (electron ... read more

On-Chip Test Capabilities Solve the Analog-Test Problem for High-speed Serial Interfaces  by Synopsys, Inc. in EDN Magazine

August 21, 2008 -- A small amount of on-chip analog-test hardware offers big payoffs when you are dealing with high-speed serial interfaces. As part of the serial-interface IP (intellectual property) or of an IP wrapper, the test hardware can pr ... read more

Microcontroller Design in FPGAs  by Lattice Semiconductor Corp. in EE Times Programmable Logic Designline

August 20, 2008 -- Inside any electronic device, from an old television remote to a global positioning system, there will be at least one microcontroller unit (MCU) and, in many cases, several. MCUs are used in specialized end products ("applian ... read more

Build Debug and Trace Systems for Multicore SOCs  by ARM in Electronic Design Magazine

August 14, 2008 -- Embedded designers put microprocessors in everyday products like cars, phones, cameras, TVs, music players, and printers, as well as the communications infrastructure, which the general public doesn’t get to see. They know how ... read more

Learning Not to Fear PCI Express Compliance  by ClearSpeed Technology, Inc. in EE Times EDA Designline

August 12, 2008 -- On the way to taping out its first PCI Express based SOC, ClearSpeed came face-to-face with the many difficulties of ensuring PCI Express protocol compliance within time and budget constraints. PCI Express is a complex protoco ... read more

Free Software Encircles Embedded Design  by EDN Magazine

August 7, 2008 -- With potentially huge savings on operating software, development tools, recurring royalties, and schedules, designers and managers must at least consider open-source software on each new embedded-system project. A wide variety ... read more

Minimizing ADC Power Consumption  by National Semiconductor Corp. in EDN Magazine

August 6, 2008 -- Minimizing power consumption has long been a major goal of many designs. The reasons range from the obvious, battery powered circuits and green systems, to the perhaps not so obvious, minimization and cost reduction in the powe ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.580  0.484375