Page loading . . .

  
 Category: News: News Archive 2009: Thursday, May 23, 2013
MoSys Picks Real Intent for IP Verification, Timing Closure  
 Printer friendly
 E-Mail Item URL

January 19, 2009 -- Real Intent, Inc. announced that MoSys, Inc. has selected Real Intent's Meridian CDC software for the verification and sign-off of clock domain crossings (CDC) for its semiconductor IP solutions.

"MoSys IP helps accelerate our customers' time-to-market and lets them create innovative and cost-effective SOC designs," said Annie Afkham, Director of VLSI design at MoSys. "To deliver the best quality IP to our customers, we needed an advanced CDC verification solution to ensure the correctness of our leading-edge designs. Meridian CDC offered us the most comprehensive verification. Real Intent also gave us the support we needed to incorporate Meridian CDC software into our flow."

About Meridian CDC

Meridian CDC is full-featured verification software. It employs automatic clock intent verification, formal verification and dynamic simulation to eliminate CDC design errors for RTL and netlist designs. Meridian supports Tcl and Synopsys Design Constraint (SDC) interfaces, offers flexible sign-off capabilities for easy and reliable CDC verification.

Go to the Real Intent, Inc. website to find additional information.

E-mail Real Intent, Inc. for more information.

Read more about
Real Intent, Inc.
and
MoSys, Inc.
on SOCcentral.com


Keywords: Real Intent, Monolithic System Technology (MoSys), ASICs, ASIC design, clock domain crossing verification, timing analysis, timing closure, IP, intellectual property, cores,
589/27816 1/19/2009 1644 129


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.453125