Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, May 22, 2013
XJTAG Targets Japanese Market Through Distribution Agreement with Fuji Setsubi  
 Printer friendly
 E-Mail Item URL

January 19, 2009 -- XJTAG has signed a new distribution agreement with Fuji Setsubi, a provider of software and hardware solutions for the embedded systems market. Fuji Setsubi will be selling the XJTAG system into its established base of embedded electronics engineering customers in Japan.

Japan is an important market for XJTAG as many of the major players in consumer electronics are based in the region. It is these companies, typically designing complex products featuring high density printed circuit boards with ball grid array (BGA) devices, that can benefit from the significant reduction in product development timescales that XJTAG boundary scan system deliver.

Yoshio Asano, COO at Fuji Setsubi, said: "XJTAG is a cost-effective and developer-friendly boundary scan system that enables engineers to debug and test a high proportion of their PCBs, including those containing BGA and chip scale packages. We have been impressed by the product, by the technical support and training, and by XJTAG's willingness to work with us to understand our customers' requirements."

Go to the XJTAG website to find additional information.

E-mail XJTAG for more information.

Read more about
XJTAG
on SOCcentral.com


Keywords: XJTAG, Fuji Setsubi, embedded system design, PCB design, JTAG, boundary scan, EDA tools,
589/27821 1/19/2009 823 92


Designer's Mall
0.3945313



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.4648438