Page loading . . .

  
 Category: News: News Archive 2009: Monday, May 20, 2013
DCD Announces the Fifth Generation of Its 8051 Core  
 Printer friendly
 E-Mail Item URL

April 9, 2009 -- Digital Core Design (DCD) has released the fifth generation of its popular 8051 core. DP8051 runs Dhrystone 2.1 benchmark program 11.45 to 14.74 times faster than the original 80C51 at the same frequency. It gives 0.10779 to 0.13868 DMIPS/MHz (VAX MIPS). With its small gate-count size the DP8051 is a perfect choice for designers seeking 8051-based solutions.

DP8051XP family provides efficient real-time JTAG based DoCD debugger and is fully user configurable.

This core family is available in Verilog source code, VHDL source code and FPGA netlist formats for immediate purchase from Digital Core Design. DCD also offers a variety of additional packaging and flexible licensing options.

Go to the Digital Core Design website to find additional information.

E-mail Digital Core Design for more information.

Read more about
Digital Core Design
on SOCcentral.com


Keywords: Digital Core Design, ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, microprocessors, MPUs, IP, intellectual property, cores,
589/28461 4/9/2009 2929 171


Designer's Mall
0.3945313



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875