Page loading . . .

  
 Category: News: News Archive 2009: Saturday, May 18, 2013
Lattice Releases Industrial Temperature-Qualified LatticeXP2 FPGA Family to Volume Production  
 Printer friendly
 E-Mail Item URL

June 3, 2009 -- Lattice Semiconductor Corp. today announced that industrial temperature-qualified versions of all its non-volatile LatticeXP2 FPGAs have been released to volume production. Based on Lattice's 90-nm hybrid flexiFLASH technology, the XP2 family's volume production availability in industrial temperature-qualified devices enables realization of design requirements in a multitude of industrial applications such as medical imaging, robotics, human machine interface (HMI) systems, motor control and industrial displays.

The LatticeXP2 family has been fully qualified and characterized to meet industrial temperature requirements, and is available for the full range of devices, from the smallest LatticeXP2-5 through the largest LatticeXP2-40 (5K and 40K LUTS, respectively). Depending on the device, low-cost BGA and QFP packages that meet industrial temperature requirements are also available.

"Lattice has previously offered XP2 industrial temperature-qualified devices on a limited basis only," said Satwant Singh, Director of Marketing, Non-Volatile FPGAs and Solutions. "With this announcement, Lattice offers a full slate of commercial, automotive and industrial non-volatile solutions and expands its capacity to address increasing customer demand in a number of key industrial application segments."

About flexiFLASH architecture

Flash memory blocks are embedded within XP2 FPGAs to store the device configuration, providing a true single-chip solution. At power up or on user command, the data stored in the Flash memory is transferred into SRAM cells that control the configuration of the device. This transfer is done in a massively parallel fashion, enabling the device logic to be available in approximately 1ms, well ahead of the other devices in the system and much faster than SRAM-based FPGAs that use external boot PROMs, regardless of whether they are provisioned separately on-board or stacked in the same package. This instant-on capability is critical for many system functions such as power up sequencing, address decoding and reset logic.

About the LatticeXP2 FPGA family

The non-volatile LatticeXP2 FPGA family is a compelling solution for designers who value single-chip integration, impressive processing power in the smallest footprint, source synchronous interfaces, design security and low power consumption. The XP2's benefits include low cost, small form factor chip scale 132 BGA packaging, and increased functionality such as pre-engineered source-synchronous I/O that supports 7:1 LVDS, DDR2 and high-speed ADCs/DACs.

The LatticeXP2 device does not require an external boot memory for FPGA configuration, which enables a single-chip solution with the associated benefits of reduced board area and simplified system manufacture. The absence of an external boot device also eliminates the need for an external bit-stream at boot up and the possibility of bit-stream snooping, a major security concern with SRAM FPGAs. Additional security features prohibit bit-stream readback from the SRAM and Flash sections of the devices.

Go to the Lattice Semiconductor Corp. website to find additional information.

E-mail Lattice Semiconductor Corp. for more information.

Read more about
Lattice Semiconductor Corp.
on SOCcentral.com


Keywords: Lattice Semiconductor, FPGAs, field programmable gate arrays, FPGA design,
589/28857 6/4/2009 2809 149


Designer's Mall
0.515625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.546875