Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, June 18, 2013
New PGI 9.0 Compilers Simplify x64+GPU Programming  
 Printer friendly
 E-Mail Item URL

June 23, 2009 -- The Portland Group, a wholly-owned subsidiary of STMicroelectronics, has announced the general availability of the PGI Release 9.0 line of high-performance parallelizing compilers and development tools for Linux, Mac OS X and Windows. PGI Release 9.0 is the first general release to include support for the high-level PGI Accelerator programming model on x64 processor-based Linux systems incorporating NVIDIA CUDA-enabled GPUs.

The use of graphics processing units (GPUs) as general-purpose accelerators has been a growing trend in high-performance computing (HPC). Until now, use of GPUs for Fortran applications has been extremely limited. Developers targeting GPU accelerators have had to program in C at a detailed level using sequences of function calls to manage movement of data between the x64 host and GPU, and to offload computations from the host to the GPU. The PGI Accelerator Fortran and C compilers automatically analyze whole program structure and data, split portions of an application between a multi-core x64 CPU and a GPU as specified by user directives, and define and generate a mapping of loops to automatically use the parallel cores, hardware threading capabilities and SIMD vector capabilities of modern GPUs.

"PGI 9.0 opens up general-purpose programming on NVIDIA CUDA-enabled GPUs to science and engineering domain experts," said Douglas Miles, director, The Portland Group. "Programming models like CUDA and OpenCL enable expert programmers to write efficient GPU code by exposing low-level details of the hardware. The PGI Accelerator model enables any Fortran or C programmer to incrementally add GPU optimizations to a program using compiler directives similar to those used in OpenMP programming for multi-core CPUs."

Availability

The PGI Accelerator programming model is available now in the PGI Fortran and C compilers on Linux as an extended free preview for all PGI 9.0 licensees through the end of 2009. Additional PGI 9.0 new features include several Fortran 2003 incremental features, Intel Xeon EX (Nehalem) optimizations including support for SSE 4.1/4.2, six-core AMD Opteron (Istanbul) support and optimizations, full OpenMP 3.0 support in C++, an all-new graphical interface on the PGDBG OpenMP/ MPI debugger, enhancements to the PGPROF performance profiling environment, and support for Fedora Core 10/11, SuSE 11.1 and Ubuntu 9.

Evaluation copies of the new PGI 9.0 compilers are available from The Portland Group web site.

Go to the The Portland Group, Inc. website to find additional information.

E-mail The Portland Group, Inc. for more information.

Read more about
The Portland Group, Inc.
on SOCcentral.com


Keywords: Portland Group, STMicroelectronics, software, Fortran compilers, graphics processors, graphics processing units, GPUs, embedded system design,
589/29040 6/24/2009 815 75
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875