Page loading . . .

  
 Category: News: News Archive 2009: Saturday, May 18, 2013
LinuxLink Simplifies Development of Linux Products Using Xilinx Virtex-4 and Virtex-5 FPGAs  
 Printer friendly
 E-Mail Item URL

June 29, 2009 -- Timesys Corp. has announced LinuxLink 3.0 support for Xilinx Virtex-4 and Virtex-5 FPGAs. Complementing this new Virtex support within LinuxLink, Timesys also announced an FPGA design service.

With support for Xilinx's reference boards, LinuxLink users can easily leverage the flexibility of Xilinx's FPGAs to develop custom hardware with comprehensive embedded Linux support. LinuxLink provides full support for a wide variety of peripherals including Ethernet, Serial and System ACE, enabling developers to achieve fast product design cycle.

The combination of the LinuxLink framework from Timesys and the EDK development tools from Xilinx results in smooth hardware-software integration. The Xilinx EDK tools accelerate the design cycle by allowing a hardware design team to choose and customize from several IP blocks. Similarly, the Timesys LinuxLink framework accelerates software development by enabling the design, customization and integration of a custom Linux image matching the hardware platform. The combination of these development tools allows companies to create a complete custom Linux based product using the latest open source code at a very reasonable cost.

Go to the Timesys Corp. website for details.

E-mail Timesys Corp. for more information.

Read more about
Timesys Corp.
and
Xilinx, Inc.
on SOCcentral.com


Keywords: Timesys, Xilinx, Linux operating systems, Virtex FPGAs, field programmable gate arrays, FPGA design, embedded system design, development systems, EDA tools,
589/29105 6/29/2009 3014 140


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.453125