Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, May 22, 2013
Kilopass Lowers Manufacturing Cost with ROM Conversion Option  
 Printer friendly
 E-Mail Item URL

July 27, 2009 -- Kilopass Technology, Inc. announced today that it is providing a read only memory (ROM) conversion option for its one-time programmable memory (OTP) product lines.

The major tradeoff designers make between using an OTP versus a ROM is programmability versus test cost. An OTP can be programmed at wafer, final test, or in system but requires typically 50µs to 2µs of program time per bit or byte depending on the technology. For high capacity memory, the test time can be in the seconds potentially. For electrical programmability, the test cost may well justify it. But, when code matures by high-volume production, Kilopass has a path to lowering the cost of manufacturing by eliminating the majority of the OTP test cost — programming test time. ROM-it! converts XPM OTP to ROM with a 1-layer via change for 90-nm and below processes or a 2-layer OD and poly change for 130nm and above.

The advantage of ROM-it! is that it enables conversion from OTP to ROM with no additional area overhead. The antifuse technology Kilopass pioneered supports a ROM conversion without increasing the bit cell area. All the existing products can be converted to ROM without altering the aspect ratio.

"As with our existing OTP-only technology,” said CTO Harry Luan, “the modified bit cell to support conversion to a ROM complies with foundries’ DFM design rules and has the same high quality for manufacturability and reliability, without requiring mask upgrade or special manufacturing control."

Availability

Kilopass is accepting designs now for immediate manufacturing.

Go to the Kilopass Technology, Inc. website to find additional information.

E-mail Kilopass Technology, Inc. for more information.

Read more about
Kilopass Technology, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, one-time-programmable memory, OTP memory, IP, intellectual property, cores, Kilopass Technology, DAC2009,
589/29374 7/29/2009 1349 109


Designer's Mall
0.3945313



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875