Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, June 19, 2013
TI's New FlatLink Transmitter Offers Glue-Less Connection to Low-Power Embedded Processors  
 Printer friendly
 E-Mail Item URL

August 10, 2009 -- Texas Instruments, Inc. (TI) has introduced the first LVDS serializer that connects directly to 1.8-V powered processors. Using TI's FlatLink technology, the SN75LVDS83B eliminates the need for a costly level shifter when using 1.8-V and 2.5-V logic interfaces, lowering cost and reducing board space by up to 83%. The SN75LVDS83B supports 8-bit color and serializes RGB data. It then consolidates 24 data lines into one LVDS clock and four LVDS data pairs, which connect to LCD modules.

The SN75LVDS83B supports applications such as netbooks, mobile Internet devices, digital picture frames and others where an LVDS link from a processor to the LCD module is required. The SN75LVDS83B supports a very broad pixel frequency range from 10MHz up to high-definition (HD) screen resolutions of 135MHz. The device is compatible with numerous processors, including OMAP35x applications processors and digital media processors based on TI's DaVinci technology.

Availability and Pricing

The SN75LVDS83B is available now in a 56-pin TSSOP priced at $2.60, and a 56-ball BGA package priced at $2.80. The SN75LVDS83A is available in the 56-pin TSSOP package only. The SN75LVDS83A has a maximum frequency of 100MHz, supports only 3.3-V input levels and is priced at $2.10. All prices are for quantities of 1,000 units.

Go to the Texas Instruments, Inc. (TI) website for details.

Read more about
Texas Instruments, Inc. (TI)
on SOCcentral.com


Keywords: embedded system design, low-voltage differential signaling, LVDS serializers, Texas Instruments (TI),
589/29479 8/11/2009 718 84
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875