Page loading . . .

  
 Category: News: News Archive 2009: Thursday, May 23, 2013
Altera Opens 66th Joint Laboratory and Training Center in China  
 Printer friendly
 E-Mail Item URL

August 12, 2009 -- Altera Corp. has announced the opening of the new Peking University and Altera International Limited Joint EDA/SOPC Lab at the Peking University School of Software and Microelectronics (Wuxi), Jiangsu Province, China. This is the 66th Joint Lab and Training Center (JLTC) that Altera has established with major universities in China. As part of Altera's worldwide University Program, the JLTCs are equipped with the latest Altera Quartus II design software and a set of Altera DE2-70 development kits to aid professors in conducting hands-on training with students.

The university will use the lab for courses in digital logic circuits, HDL language, computer principles, principles of television, and modern digital system design featuring Altera's FPGA development environment. The lab will also be used to help design the electronics curriculum used for graduate and postgraduate studies.

"With the establishment of this joint lab and with the cooperation in teaching, project researching and training, we will be able to take full advantage of the Altera relationship with Peking University," said Professor Xin Zhang, Dean of the school of Software and Microelectronics at Peking University. "This new lab boosts our universities enterprise cooperation to a new depth, which will enable us to make more contributions to the development of China SOPC."

In conjunction with the opening of the Peking University and Altera International Limited Joint EDA/SOPC Lab, Altera has invited key professors from the other 65 JLTCs to attend the opening ceremony and participate in a three-day training on Altera products and technology.

Altera provides a variety of teaching materials, including a full commercial version of the Quartus II software tools, teaching hardware in the form of laboratory boards, tutorials that introduce students and lecturers to Altera's tools and hardware, and "ready-to-teach" laboratory exercises that can be employed in university-level digital logic and computer organization courses. A hardware donation program helps institutions that have qualified to equip their teaching laboratories at minimal cost, and software and intellectual property (IP) is donated by Altera. In addition to providing support tools to professors, instructors and lecturers at the lowest cost, students can take advantage of many free offerings, and also use University Program resources to support what they are learning in school.

Go to the Altera Corp. website for details.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, Altera,
589/29482 8/12/2009 2361 126


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.453125