Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, June 18, 2013
Denali PCI Express 3.0 Controller IP Core Adopted By Cray  
 Printer friendly
 E-Mail Item URL

October 20, 2009 -- Denali Software, Inc. today announced that Cray has adopted Denali Databahn PCI Express (PCIe) controller core and PureSpec verification IP (VIP), which support the latest PCIe 3.0 specifications from the PCI-SIG. The 16-lane PCIe 3.0 controller from Denali can deliver 128 GTps of raw bandwidth, surpassing a 100G Ethernet interface. This is equivalent to transferring a full 3-hour high-definition movie file in under one second.

"Our systems are deployed in mission-critical applications and require superior performance, scalability, and reliability. After examining the available solutions in the industry, it was clear that Denali was more than capable of delivering a PCI Express 3.0 controller with the critical features that we needed," states Peg Williams, Senior Vice President of R&D at Cray. "Not only has Denali met our functional and performance requirements, but its reputable technology, verification expertise and strong customer reputation made them a valued supplier."

About Databahn PCI Express solutions

Denali's Databahn PCIe cores and PureSpec verification IP software for PCI Express provide full support of the latest capabilities, such as: internal error reporting, ID-based ordering, TLP processing hints, optimized buffer flush/fill, atomic operations, re-sizable BAR, extended TAG enable, dynamic power allocation, and latency tolerance reporting.

Go to the Denali Software, Inc. website to find additional information.

E-mail Denali Software, Inc. for more information.

Read more about
Denali Software, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, Verification IP, intellectual property, cores, PCI Express, PCIe, PCI cores, Denali Software, Cray,
589/29897 10/21/2009 1221 111
Designer's Mall
4th Of July countdown banner
0.375



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.453125