Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, June 19, 2013
Carbon Adds Support for Fast Models from ARM  
 Printer friendly
 E-Mail Item URL

October 21, 2009 -- Carbon Design Systems has announced full support for Fast Models from ARM in its SoC Designer virtual platform. This support will let users leverage a single virtual platform environment for every aspect of their development process. SoC Designer now lets users easily perform tasks ranging from application software development to low-level firmware development and even architectural design.

The Fast Models product family from ARM includes programmer’s view (PV) models for the ARM9, ARM11 and Cortex families of processors, including the Cortex-A9 MPCore multicore processor. The Fast Model products also include configuration tools that enable the export of ARM processor-based subsystems with OSCI SystemC and TLM-2.0 compliant interfaces.

Matches abstraction level to the design task

"ARM’s Fast Models execute at speeds of up to 250MHz," stated Tom Rathje, Vice President of Engineering at Carbon. "By integrating these models into SoC Designer, we’ve enabled our users to perform all of their development tasks in a single virtual platform. Architects can use the cycle-accurate capabilities of SoC Designer and Carbon’s implementation-accurate ARM models to make key architectural decisions and optimize the throughput and power usage of their complex SOC designs. Firmware engineers can leverage the hardware/ software debug capabilities of SoC Designer to quickly identify and fix their issues. Software developers can now use this same platform, together with the Fast Models from ARM to debug application-level software. Carbon has enabled our users to swap and play any model in the system to seamlessly tradeoff accuracy and performance.”

About the integration

The Fast Models from ARM are integrated into SoC Designer using OSCI TLM2.0. Other models in the system can be modeled using whatever level of abstraction desired by the user to meet his or her needs. An application developer can represent the system in high-level, loosely timed TLM2.0 models and create a completely functional system inside of SoC Designer, which executes nearly as fast as the real silicon, but with far greater visibility.

If greater accuracy is desired, any of the components in the system can be easily swapped with more accurate models. These include approximately timed TLM2.0 models or even 100% implementation-accurate models compiled from the actual design RTL by Carbon Model Studio. The combination of the advanced capabilities of SoC Designer, the speed of the Fast Models and the accuracy of the Carbon library of implementation-accurate ARM models delivers users a complete solution for modeling ARM technology-based SOC designs.

Availability

SoC Designer with support for Fast Models is available now to select customers and will be generally available in the first quarter of 2010.

Go to the Carbon Design Systems, Inc. website to find additional information.

E-mail Carbon Design Systems, Inc. for more information.

Read more about
Carbon Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, models, modeling, IP, intellectual property, cores, microprocessors, MPUs,
589/29922 10/22/2009 1305 111
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  0.46875