Page loading . . .

  
 Category: News: News Archive 2009: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Verivue Deploys VMM and Synopsys VCS Solution for Verification of Scalable Media Distribution Switch 

April 30, 2009 -- Synopsys, Inc. today announced that Verivue, Inc. has standardized on the production-proven VMM verification methodology and VCS functional verification solution, both key components of Synopsys' Discovery Verification P ... read more

Magma's Titan ADX Adopted by Panasonic for Analog Circuit Optimization in Production Design Flow 

April 30, 2009 -- Magma Design Automation, Inc. announced today that Panasonic Corp. has adopted Magma's Titan ADX analog migration and optimization software in its production custom analog design flow. Panasonic selected Titan ADX becaus ... read more

austriamicrosystems Introduces Highly Integrated Active Noise Cancellation Solutions for High Quality Audio 

April 30, 2009 -- austriamicrosystems AG announced today the introduction of two more products of its high-performance audio product family. The AS3501 and AS3502 ICs enable the design of receive path active noise-cancelling solutions pro ... read more

AMCC Licenses 3GPP/LTE Cellular Basestation Security Solution for Use In Its Latest Power Architecture Processor 

April 30, 2009 –- Elliptic Semiconductor, Inc. is announcing that AppliedMicro (AMCC) has licensed its high-performance SNOW 3G security engine in support of AMCC customers implementing 3GPP LTE (Long Term Evolution) base stations. ... read more

Ember and ARM Target High-Performance ZigBee Networks 

April 30, 2009 -- ARM and Ember Corp. announced that Ember’s soon to be introduced, next-generation ZigBee semiconductors will utilize the ARM Cortex-M3 processor setting a new bar for high performance and low power consumption in ... read more

Passing the Compliance Test, Faraday Launches PCIe2.0 at 90nm 

April 30, 2009 -- Faraday Technology Corp. today announced that its PCIe GenII PHY, based on the PCI Express 2.0 specification, passed PCI-SIG APAC compliance test in April. As the first to pass the test in Taiwan, Faraday's PHY IP, backw ... read more

Apache's RedHawk Power Integrity Solution Adopted by AMCC for SOC and Mixed-Signal Designs 

April 29, 2009 -- Apache Design Solutions, Inc. today announced that Applied Microcircuits Corp. (AMCC) has adopted Apache’s RedHawk, a full-chip dynamic power integrity solution, for accurate power analysis, sign-off, and optimization of ... read more

Magma's FineSim Spice Selected by Panasonic as Standard for Verification of Large Analog IP Designs 

April 29, 2009 -- Magma Design Automation, Inc. announced today that Panasonic Corp. standardized on Magma's FineSim Spice simulator with scalable multi-CPU technology for verification of large analog IP designs. With FineSim Spice in the ... read more

eSilicon Provides ASIC Design, Design Flow and Manufacturing Services for Creative's New PCI-Express Sound Blaster X-Fi Titanium Audio Processors 

April 29, 2009 -- eSilicon Corp. today announced that it has provided ASIC design services, custom design flow and manufacturing services to Creative, a leader in digital entertainment products, for its new PCI-Express Sound Blaster X-Fi ... read more

Azuro's Low Power CTS Tool Included in TSMC's Integrated Sign-Off Flow 

April 29, 2009 -- Azuro, Inc. has announced the inclusion of its PowerCentric low-power clock tree synthesis tool in TSMC’s new Integrated Sign-Off Flow. The Integrated Sign-Off Flow is an automated RTL-to-GDSII chip implementation flow t ... read more

LFoundry Introduces Process Design Kit for Cadence Virtuoso IC 6.1 Custom Design Platform 

April 29, 2009 -- Landshut Silicon Foundry (LFoundry) has announced the availability of LFoundry’s 0.15-micron high-performance, analog, mixed-signal and radio-frequency (RF) Process Design Kit (PDK), supporting the complete suite of desi ... read more

Microchip Technology Launches mTouch Capacitive Touch Evaluation Kit 

April 28, 2009 -- Microchip Technology, Inc. today announced the mTouch Capacitive Touch Evaluation Kit, which lets designers quickly and easily develop capacitive touch user-interface applications using Microchip’s 8- and 16-bit PIC micr ... read more

Tego Standardizes on VMM and Synopsys VCS Solution to Speed Verification of RFID Tags 

April 28, 2009 -- Synopsys, Inc. today announced that Tego, Inc. has standardized on the production-proven VMM verification methodology and VCS functional verification solution, both key components of Synopsys' Discovery Verification Plat ... read more

Wolfson Microelectronics Selects Synopsys as Its Primary EDA Partner 

April 28, 2009 -- Wolfson Microelectronics has signed an expanded business agreement with Synopsys, Inc. to establish Synopsys as its primary EDA partner. Under the multi-year agreement, Wolfson plans to consolidate on Synopsys' Di ... read more

Jasper, AMD Sign Long-Term Formal Verification Deal 

April 27, 2009 -- Jasper Design Automation has signed a long-term agreement with AMD to place JasperGold formal verification technology in AMD design centers worldwide.

"We chose Jasper formal due to the level of its technology, met ... read more

New Heat Sink Clip System Improves Thermal Performance, Requires Minimal Space Around BGA Components 

April 27, 2009 -- Advanced Thermal Solutions, Inc. has introduced superGRIP, a new two-component, attachment system which quickly and securely mounts heat sinks to a wide range of hot-running Ball Grid Array (BGA) components, while using ... read more

Silicon Line Extends Its Ultra-Low Power Technology with Ultra-Low-Power SerDes IC 

April 27, 2009 -- Silicon Line GmbH has extended its ultra-low power technology to the serializer/ de-serializer IC (SerDes) market with the release of its new programmable ultra-low power SerDes chip, the SL83000.

The device can ei ... read more

Magma Announces Talus Support of Common Power Format 

April 27, 2009 -- Magma Design Automation, Inc. has enhanced the Talus IC implementation system to support the Common Power Format (CPF). With the addition of CPF, Talus becomes the first RTL-to-GDSII flow to support both the CPF and the ... read more

New Lattice Processor Power Manager Reduces Cost of Microprocessor Support 

April 27, 2009 -- Lattice Semiconductor Corp. today announced a new member of its Power Manager II family, the ProcessorPM device, a programmable, single chip solution for the reset generation, watchdog timer and voltage-supervision funct ... read more

Actel and Avnet Offer Comprehensive Solution for Display Applications 

April 27, 2009 -- Actel Corp. today announced the availability of five free-of-charge reference designs to enable the design and deployment of display applications quickly and effectively. The validated and tested reference designs are im ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.15625