Page loading . . .

  
 Category: News: News Archive 2009: Tuesday, June 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 (1811 Entries)
Certess Announces First C-Level Functional Qualification Tool 

February 26, 2009 -- Certess, Inc. has announced Certitude-C, the next generation of its functional qualification software product for companies developing SOCs or integrating intellectual property (IP) blocks using C. Certitude-C adds su ... read more

MIPS Technologies Selects Berkeley Design Automation Analog FastSpice Platform and AFS Nano 

February 26, 2009 -- Berkeley Design Automation, Inc. today announced that Inc. has selected the company's Analog FastSpice unified verification platform including the AFS Nano Spice simulator for analog/mixed-signal IP verification and c ... read more

NextIO Adopts Denali's Verification IP 

February 26, 2009 -- Denali Software, Inc. today announced that NextIO, a provider of next-generation I/O solutions, has successfully utilized PureSpec verification IP (VIP) to verify compliance with the latest PCI Express(PCIe) 2.0 Mult ... read more

AMD Selects Cadence Incisive Palladium Series to Verify Complex Graphics Design 

February 26, 2009 -- Cadence Design Systems, Inc. today announced that AMD used the Cadence Incisive Palladium II Accelerator/ Emulator to deliver the first working silicon for its complex ATI Radeon HD 4800 series graphics design produce ... read more

Teklatech’s FloorDirector Tool Compatible with Sigrity’s XcitePI Power-Integrity Simulation Flow 

February 25, 2009 -- Sigrity, Inc. and Teklatech announced today that Teklatech’s FloorDirector software has been proven compatible with Sigrity’s chip-level power-integrity simulation flow. Based on a multi-processor SOC design, S ... read more

Magma's Talus Vortex with Enhanced Algorithms and Multi-Threading Offers 2X Faster Turnaround Time 

February 25, 2009 -- Magma Design Automation, Inc. has announced availability of an updated version of , Magma's physical design environment for advanced integrated circuits. The January 2009 release includes advanced features such as ful ... read more

Brion Releases Source Mask Optimization for Advanced Semiconductor Manufacturing 

February 25, 2009 -- Brion Technologies, Inc., a division of ASML, has announced Tachyon SMO, a new source mask optimization (SMO) product that provides full co-optimization of source and mask. Tachyon SMO leverages proprietary illuminati ... read more

Atmel and TazTag Collaborate to Offer the First Secure NFC Electronic Wallet 

February 25, 2009 -- Atmel Corp. and TazTag are collaborating to bring to market all-in-one contactless solutions to store and protect personal data. As a first step in their collaboration, TazTag is using the Atmel AT98SC016CU turnkey se ... read more

Microchip Technology Announces Lowest Voltage EEPROM Devices 

February 25, 2009 -- Microchip Technology, Inc. has announced a series of I2C EEPROM devices with the lowest operating voltage available on the market. The 24VLXX series of devices has an operating voltage down to 1.5V for both Read and W ... read more

Silicon Labs Introduces Highest Performance Embedded Wireless Solution 

February 25, 2009 -- Silicon Laboratories, Inc. today announced a high-performance embedded wireless solution, the EZRadioPRO family and C8051F9xx series low-power MCU. The EZRadioPRO embedded wireless radio family delivers the highest si ... read more

Sondrel Adopts Magma's Titan Chip Finishing 

February 25, 2009 -- Magma Design Automation, Inc. today announced that Sondrel, Ltd. has adopted Titan Chip Finishing. Sondrel adopted the Magma software after an extensive evaluation in which Titan's highly automated flow and int ... read more

Magillem and STMicroelectronics Win OCP-IP Co-Contributor of the Year Awards 

February 25, 2009 -- The Open Core Protocol International Partnership (OCP-IP) today announced that Magillem and STMicroelectronics are joint winners of the annual Outstanding Contributor of the Year Award. The OCP-IP Governing Steering ... read more

Magma's Talus Selected by IDT as Standard RTL-to-GDSII Platform for Low-Power, High-Performance Chips 

February 25, 2009 -- Magma Design Automation, Inc. announced today that IDT (Integrated Device Technology, Inc.) selected Magma's Talus IC implementation software. IDT has deployed the Talus software to its design teams worldwide resultin ... read more

Tieto Joins Atrenta's SpyLinks Partner Program 

February 25, 2009 -- Atrenta, Inc. today announced that Tieto (formerly TietoEnator Corp.) has joined Atrenta’s SpyLinks Partner Program and adopted Atrenta’s SpyGlass solution to improve the overall quality of semiconductor IP and system ... read more

eBeam Initiative Aims to Increase Design Starts 

February 25, 2009 -- A group of leading companies throughout the electronics industry today announced the eBeam Initiative, a forum dedicated to the education and promotion of a new design-to-manufacturing approach known as design-for-e-b ... read more

Open SystemC Initiative Spearheads Definition of Standards for Interoperable Instrumentation of Models  Featured

February 25, 2009 -- The Open SystemC Initiative (OSCI) has announced the formation of the Configuration, Control and Inspection (CCI) Working Group. The CCI group has been formed to define standard SystemC interfaces for interoperable in ... read more

Sidense OTP for Low-Power 90-nm Implementation Selected by Fujitsu Microelectronics 

February 25, 2009 -- Sidense Corp. has announced that its one-time programmable (OTP) memory was selected by Ltd. for use in ICs fabricated in its low-power 90nm (CS100A-LL) silicon process. These chips using Sidense’s SiPROM memory macr ... read more

Low-Power Verification Methodology Manual Now Available  Featured

February 24, 2009 -- Synopsys, Inc. has announced the availability of the Verification Methodology Manual for Low Power (VMM-LP), the culmination of a collaborative effort between nd Synopsys to document a proven methodology for the compr ... read more

Agilent Technologies Announces High-Frequency/ High-Speed EDA Release for IC, Package and Board Co-Design 

February 24, 2009 -- Agilent Technologies, Inc. has announced the 2009 release of Advanced Design System (ADS) for high-frequency/ high-speed co-design of chips, packages and boards. The ADS release helps designers work with a single EDA ... read more

MIPS Technologies Joins the Linux Foundation 

February 23, 2009 -- The Linux Foundation (LF), the nonprofit organization dedicated to accelerating the growth of Linux, today announced that MIPS Technologies, Inc. has become a member of the Foundation. By joining the Linux Foundation, ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.589  3.140625